参数资料
型号: IDT72T6360L6BBGI
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 微控制器/微处理器
英文描述: SPECIALTY MICROPROCESSOR CIRCUIT, PBGA324
封装: 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-324
文件页数: 35/51页
文件大小: 508K
代理商: IDT72T6360L6BBGI
40
IDT72T6360 2.5V, SEQUENTIAL FLOW-CONTROL DEVICE
x9, x18, x36 BIT WIDE CONFIGURATION
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
OCTOBER 10, 2005
6ns
7-5ns
Symbol
Parameter
Min.
Max.
Min.
Max.
Unit
tDS
DataSetupTime
2
2.5
ns
tDH
Data Hold Time
0.5
0.5
ns
tENH
Enable Hold Time
0.5
0.5
ns
tA
Data Access Time
1
4
1
5
ns
tPAFs
WCLK to Synchronous
PAF
—4
5
ns
tPAEs
RCLK to Synchronous
PAE
—4
5
ns
tSKEW2
Skew time between RCLK and WCLK for
PAE/PAF
5—
7
ns
Figure 21. Synchronous
PAE Flag - IDT Standard Mode and FWFT Mode
Figure 22. Synchronous
PAF Flag - IDT Standard Mode and FWFT Mode
WCLK
WEN
D[35:0]
RCLK
REN
Q[35:0]
PAE
tDS
tDH
tENH
12
tSKEW2
tPAEs
12
tPAEs
n + 1 words or less in Memory
(2)
n words or less in Memory
(2)
n + 2 words or more in Memory
(2)
n + 1 words or more in Memory
(2)
tA
tENS
tENH
Word 0
Previous Word in Register
Word n + 1
6357 drw35
12
1
2
tA
tENS
tENH
tDS
tDH
WCLK
WEN
D[35:0]
RCLK
REN
Q[35:0]
PAF
Word D - m
Word D - (m + 1)
tPAFs
D - (m + 1) words or less in Memory
tPAFs
tSKEW2
tDH
Previous Word in Register
Word 0
D - m words or more in Memory
6357 drw36
NOTES:
1. tSKEW2 is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that
PAE will go HIGH after one RCLK
cycle (plus tPAEs). If tSKEW2 is not met, then
PAE de-assertion may be delayed one extra RCLK cycle.
2. n =
PAE offset, see Table10 for information on setting PAE offset values.
3. Settings:
OE = LOW, RCS = LOW, BM[3:0] = 1000, ASYR = HIGH, and ASYW = HIGH.
NOTES:
1. tSKEW2 is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that
PAF will go HIGH after one RCLK
cycle (plus tPAFs). If tSKEW2 is not met, then
PAF de-assertion may be delayed one extra RCLK cycle.
2. m =
PAF offset, D = density of SFC, see Table10 for information on setting PAF offset values.
3. Settings:
OE = LOW, RCS = LOW, BM[3:0] = 1000, ASYR = HIGH, and ASYW = HIGH.
相关PDF资料
PDF描述
IDT73210ATC 73 SERIES, 9-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
IDT73211ATCB 73 SERIES, 9-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
IDT73210TC 73 SERIES, 9-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
IDT73211TCB 73 SERIES, 9-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
IDT73210ATCB 73 SERIES, 9-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24
相关代理商/技术参数
参数描述
IDT72T6360L7-5BB 功能描述:IC FLOW-CTRL 48BIT 7-5NS 324-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA(27x27) 包装:散装
IDT72T6360L7-5BBI 功能描述:IC FLOW-CTRL 48BIT 7-5NS 324-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA(27x27) 包装:散装
IDT72T6480L10BB 功能描述:IC FLOW-CTRL 48BIT 10NS 324-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA(27x27) 包装:散装
IDT72T6480L10BBI 功能描述:IC FLOW-CTRL 48BIT 10NS 324-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA(27x27) 包装:散装
IDT72T6480L7-5BB 功能描述:IC FLOW-CTRL 48BIT 7-5NS 324-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA(27x27) 包装:散装