- 您现在的位置：买卖IC网 > PDF目录67712 > IDT72T6360L6BBGI (INTEGRATED DEVICE TECHNOLOGY INC) SPECIALTY MICROPROCESSOR CIRCUIT, PBGA324 PDF资料下载
参数资料
| 型号： | IDT72T6360L6BBGI |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PBGA324 |
| 封装： | 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-324 |
| 文件页数： | 19/51页 |
| 文件大小： | 508K |
| 代理商： | IDT72T6360L6BBGI |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页
26
IDT72T6360 2.5V, SEQUENTIAL FLOW-CONTROL DEVICE
x9, x18, x36 BIT WIDE CONFIGURATION
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
OCTOBER 10, 2005
EMPTY FLAG (
EF/OR)
This is a dual purpose pin. In the IDT Standard mode, the Empty Flag (
EF)
function is selected. When the SFC is empty,
EFwillgoLOW,inhibitingfurther
read operations. When
EF is HIGH, the SFC is not empty. Figure 10, Empty
Boundary – IDT Standard Mode for the relevant timing information.
In FWFT mode, the Output Ready (
OR)functionisselected.ORgoesLOW
atthesametimethatthefirstwordwrittentoanemptySFCappearsvalidonthe
outputs.
ORstaysLOWaftertheRCLKLOWtoHIGHtransitionthatshiftsthe
last word from the SFC to the outputs.
OR goes HIGH only with a true read
(RCLK with
REN = LOW). The previous data stays at the outputs, indicating
the last word was read. Further data reads are inhibited until
OR goes LOW
again. See Figure 11, Empty Boundary (FWFT Mode), for the relevant timing
information.
EF/OR is synchronous and updated on the rising edge of RCLK.
In IDT Standard mode,
EF is a double register-buffered output. In FWFT
mode,
OR isatripleregister-bufferedoutput.
PROGRAMMABLE ALMOST-FULL FLAG (
PAF)
The Programmable Almost-Full flag (
PAF) will go LOW when the SFC
reaches the almost-full condition. In IDT Standard mode, if no reads are
performed after reset (
MRS),PAF will go LOW after (D - m) words are written
to the SFC. See Figure 22, Synchronous
PAFFlag-IDTStandardModeand
FWFT Mode, for the relevant timing information.
If asynchronous
PAFconfigurationisselected,thePAFisassertedLOWon
the LOW-to-HIGH transition of the Write Clock (WCLK).
PAFisresettoHIGH
ontheLOW-to-HIGHtransitionoftheReadClock(RCLK). Ifsynchronous
PAF
configuration is selected, the
PAF is updated on the rising edge of WCLK.
PROGRAMMABLE ALMOST-EMPTY FLAG (
PAE)
The Programmable Almost-Empty flag (
PAE) will go LOW when the SFC
reaches the almost-empty condition. In IDT Standard mode,
PAEwillgoLOW
whentherearenwordsorlessintheSFC.Theoffset“n”istheemptyoffsetvalue.
The default setting for this value is in Table 10, Device Configuration.
In FWFT mode, the
PAE will go LOW when there are n+1 words or less in
the SFC. See Figure 21, Synchronous
PAE Flag - IDT Standard Mode and
FWFT Mode, for the relevant timing information.
Ifasynchronous
PAEconfigurationisselected,thePAEisassertedLOWon
the LOW-to-HIGH transition of the Read Clock (RCLK).
PAEisresettoHIGH
ontheLOW-to-HIGHtransitionoftheWriteClock(WCLK). Ifsynchronous
PAE
configuration is selected, the
PAE is updated on the rising edge of RCLK.
DATA OUTPUTS (Q0-Q35)
(Q0-Q35) are data outputs for 36-bit wide data, (Q0 - Q17) are data outputs
for 18-bit wide data or (Q0-Q8) are data outputs for 9-bit wide data.
MEMORY CLOCK OUTPUT (CK)
These signals are to be connected to the external DDR SDRAM's clock
input.
MEMORY CLOCK OUTPUT INVERTED (
CK)
ThesesignalsaretobeconnectedtotheexternalDDRSDRAM'sdifferential
clockinput.
MEMORY BANK ADDRESS INPUT BIT (BA[1:0])
These signals are to be connected to the external DDR SDRAM's bank
address input bits.
MEMORY COLUMN ADDRESS STROBE (
CAS)
These signals are to be connected to the external DDR SDRAM's column
address strobe input.
MEMORY ADDRESS BUS (A[12:0])
These signals are to be connected to the external DDR SDRAM's address
bus.
MEMORY WRITE ENABLE (
WE)
These signals are to be connected to the external DDR SDRAM's write
enable.
MEMORY ROW ADDRESS STROBE (
RAS)
These signals are to be connected to the external DDR SDRAM's row
address strobe input.
BI-DIRECTIONAL I/O
MEMORY DATA INPUTS/OUTPUTS DQ[63:0]
These signals are to be connected to the external DDR SDRAM's data input
bus.
MEMORY DATA STROBE OUTPUT DQS[7:0]
ThesesignalsaretobeconnectedtotheexternalDDRSDRAM'sdatastrobe
inputs.
相关PDF资料 |
PDF描述 |
|---|---|
| IDT73210ATC | 73 SERIES, 9-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24 |
| IDT73211ATCB | 73 SERIES, 9-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24 |
| IDT73210TC | 73 SERIES, 9-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24 |
| IDT73211TCB | 73 SERIES, 9-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24 |
| IDT73210ATCB | 73 SERIES, 9-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT72T6360L7-5BB | 功能描述:IC FLOW-CTRL 48BIT 7-5NS 324-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT72T6360L7-5BBI | 功能描述:IC FLOW-CTRL 48BIT 7-5NS 324-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT72T6480L10BB | 功能描述:IC FLOW-CTRL 48BIT 10NS 324-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT72T6480L10BBI | 功能描述:IC FLOW-CTRL 48BIT 10NS 324-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT72T6480L7-5BB | 功能描述:IC FLOW-CTRL 48BIT 7-5NS 324-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
发布紧急采购，3分钟左右您将得到回复。