- 您现在的位置：买卖IC网 > PDF目录67712 > IDT72T6360L6BBGI (INTEGRATED DEVICE TECHNOLOGY INC) SPECIALTY MICROPROCESSOR CIRCUIT, PBGA324 PDF资料下载
参数资料
| 型号： | IDT72T6360L6BBGI |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PBGA324 |
| 封装： | 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-324 |
| 文件页数： | 49/51页 |
| 文件大小： | 508K |
| 代理商： | IDT72T6360L6BBGI |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页当前第49页第50页第51页
7
IDT72T6360 2.5V, SEQUENTIAL FLOW-CONTROL DEVICE
x9, x18, x36 BIT WIDE CONFIGURATION
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
OCTOBER 10, 2005
READ PORT INTERFACE
ASYR(1)
V6
Asynchronous
INPUT
A HIGH on this input during master reset will select synchronous read operation for the
Read Port
3.3V or
output port. A LOW will select asynchronous operation. If asynchronous is selected the
2.5V LVTTL device must operate in IDT Standard mode and the read enable must be tied to GND.
EF/OR
V13
Empty Flag/
OUTPUT
In IDT Standard mode, the
EF function is selected. EF indicates whether or not the device
Output Ready
3.3V or
memory is empty. In FWFT mode, the
OR function is selected. OR indicates whether or not
2.5V LVTTL there is valid data available at the outputs.
OE
U12
OutputEnable
INPUT
Asynchronous three-state control of the data outputs. All data outputs Q[35:0] will be placed
3.3V or
in high-impedance if this pin is HIGH. Conversely, all data outputs will be active when this
2.5V LVTTL pin is LOW.
PAE
U13
Programmable
OUTPUT
This is the programmable almost empty flag that can be used as an early indicator for the
AlmostEmptyFlag
3.3V or
empty boundary condition of the internal memory.
PAE goes LOW if the number of words
2.5V LVTTL in the sequential flow-control device is less than offset n, which is stored in the empty offset
register.
PAE goes HIGH if the number of words in the sequential flow-control device is
greater than or equal to the offset n.
Q[35:0]
See Pin
Data Output Bus
OUTPUT
Data outputs for a 36, 18, and 9-bit bus.
No. table
3.3V or
2.5V LVTTL
RCLK/
V9
Read Clock/
INPUT
This is a dual function pin. If synchronous operation of the read port is selected, the rising
RD
Read Strobe
3.3V or
edge of RCLK reads data from the sequential flow-control device when
REN is enabled.
2.5V LVTTL If asynchronous operation of the read port is selected, a rising edge on RD reads data
from the sequential flow-control device without the need of a free-running input read clock.
RCS
V12
Read Chip Select
INPUT
Synchronous three-state control of the data outputs. Provides another means of controlling
3.3V or
the data outputs synchronous to RCLK. Can be regarded as a second output enable
2.5V LVTTL signal.
REN
V10
Read Enable
INPUT
REN enables RCLK for reading data from the sequential flow-control device. If
3.3V or
asynchronous mode is selected on the read port, this signal should be tied to GND.
2.5V LVTTL
SREN
V11
Serial Read Enable
INPUT
When
SREN is brought LOW before the rising edge of SCLK, the contents of the PAE and
3.3V or
PAF offset registers are copied to a serial shift register. While SREN is maintained LOW, on
2.5V LVTTL each rising edge of SCLK, one bit of data is shifted out of this serial shift register through the
SO output pin used only when JSEL = 0.
WRITE PORT INTERFACE
ASYW(1)
T6
Asynchronous
INPUT
A HIGH on this input during master reset will select synchronous write operation for the
WritePort
3.3V or
input port. A LOW will select asynchronous operation. If asynchronous is selected the
2.5V LVTTL device must operate in IDT Standard mode and the write enable must be tied to GND.
D[35:0]
See Pin
Data Inputs
INPUT
Data inputs for a 36, 18, and 9-bit bus.
No. table
3.3V or
2.5V LVTTL
FF/IR
R12
Full Flag/
OUTPUT
In IDT Standard mode, the
FF function is selected. FF indicates whether or not the device
Input Ready
3.3V or
memory is full. In FWFT mode, the
IR function is selected. IR indicates whether or not there
2.5V LVTTL is space available for writing to the device memory.
PAF
T12
Programmable
OUTPUT
This is the programmable almost full flag that can be used as an early indicator for the full
Almost Full Flag
3.3V or
boundary condition of the internal memory.
PAF goes HIGH if the number of free locations
2.5V LVTTL in the sequential flow-control device is more than offset m, which is stored in the full offset
register.
PAF goes LOW if the number of free locations in the sequential flow-control device
is less than or equal to the offset m.
SWEN
T11
Serial Write Enable
INPUT
On each rising edge of SCLK when
SWEN is LOW, data from the SI pin is serially loaded
3.3V or
into the
PAE and PAF registers used only when JSEL = 0.
2.5V LVTTL
PIN DESCRIPTIONS
Symbol
Pin No.
Name
I/O TYPE
Description
Location
相关PDF资料 |
PDF描述 |
|---|---|
| IDT73210ATC | 73 SERIES, 9-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24 |
| IDT73211ATCB | 73 SERIES, 9-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24 |
| IDT73210TC | 73 SERIES, 9-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24 |
| IDT73211TCB | 73 SERIES, 9-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24 |
| IDT73210ATCB | 73 SERIES, 9-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT72T6360L7-5BB | 功能描述:IC FLOW-CTRL 48BIT 7-5NS 324-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT72T6360L7-5BBI | 功能描述:IC FLOW-CTRL 48BIT 7-5NS 324-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT72T6480L10BB | 功能描述:IC FLOW-CTRL 48BIT 10NS 324-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT72T6480L10BBI | 功能描述:IC FLOW-CTRL 48BIT 10NS 324-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT72T6480L7-5BB | 功能描述:IC FLOW-CTRL 48BIT 7-5NS 324-BGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
发布紧急采购，3分钟左右您将得到回复。