- 您现在的位置：买卖IC网 > PDF目录80499 > M38D59GC-XXXFP 8-BIT, MROM, 6.25 MHz, MICROCONTROLLER, PQFP80 PDF资料下载
参数资料
| 型号： | M38D59GC-XXXFP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 6.25 MHz, MICROCONTROLLER, PQFP80 |
| 封装： | 14 X 20 MM, 0.80 MM PITCH, PLASTIC, QFP-80 |
| 文件页数： | 81/142页 |
| 文件大小： | 2004K |
| 代理商： | M38D59GC-XXXFP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页当前第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页
Rev.3.04
May 20, 2008
REJ03B0158-0304
38D5 Group
<Notes on Timer Y>
CNTR1 Interrupt Active Edge Selection
CNTR1 interrupt active edge depends on the CNTR1 active edge
switch bit. Howeve r, in pulse widt h HL cont inuously
measurement mode, CNTR1 interrupt request is generated at
both rising and falling edges of CNTR1 pin input signal
regardless of the setting of CNTR1 active edge switch bit.
Timer Y Read/Write Control
When reading from/writing to timer Y, read from/write to both
the high-order and low-order bytes of timer Y. When the value
is read, read the high-order bytes first and the low-order bytes
next. When the value is written, write the low-order bytes first
and the high-order bytes next.
Write to or read from the timer Y register by the 16-bit unit. If
reading from the timer Y register during write operation or
writing to it during read operation is performed, normal
operation will not be performed.
Which write control can be selected by the timer Y write
control bit (b0) of the timer Y control register (address
003916), writing data to both the latch and the timer at the
same time or writing data only to the latch. When writing a
value to the timer Y address to write to the latch only, the
value is set into the reload latch and the timer is updated at the
next underflow. After reset release, when writing a value to the
timer Y address, the value is set into the timer and the timer
latch at the same time, because they are set to write at the same
time.
When writing to the latch only, if the write timing to the high-
order reload latch and the underflow timing are almost the
same, the value is set into the timer and the timer latch at the
same time. In this time, counting is stopped during writing to
the high-order reload latch.
Switch the frequency division or count source* while the timer
count is stopped.
*This also applies when the frequency divider output is selected
as the timer count source and the count source is switched in
conjunction with a transition between operating modes (on-chip
oscillator mode, XIN mode, or low-speed mode). Be careful
when changing settings in the CPU mode register.
Fig. 32 Structure of Timer Y related registers
b7
b0
Timer Y control register
(TYCON: address 003916)
Timer Y write control bit
0 : Write data to both timer latch and timer
1 : Write data to timer latch only
Timer Y count source selection bit
0 : Frequency divider output
1 : f(XCIN)
Timer Y frequency division selection bits
b3 b2
0 0 : 1/16
× φSOURCE
0 1 : 1/1
× φSOURCE
1 0 : 1/2
× φSOURCE
1 1 : 1/256
× φSOURCE
Not used (returns “0” when read)
Real time port 1 control bit (P50)
0 : Real time port function invalid
1 : Real time port function valid
Real time port 2 control bit (P51)
0 : Real time port function invalid
1 : Real time port function valid
RTP0 data for real time port
RTP1 data for real time port
Timer Y operating mode bits
b5 b4
0 0 : Timer mode
0 1 : Period measurement mode
1 0 : Event counter mode
1 1 : Pulse width HL continuous measurement mode
CNTR1 active edge switch bit
0 : Count at rising edge in event counter mode
Measure falling period in period measurement mode
Falling edge active for CNTR1 interrupt
1 : Count at falling edge in event counter mode
Measure rising period in period measurement mode
Rising edge active for CNTR1 interrupt
Timer Y count stop bit
0 : Count operation
1 : Count stop
Timer Y mode register
(TYM: address 003816)
b0
b7
Note1:
φSOURCE indicates the followings:
XIN input in the frequency/2, 4, or 8 mode
Internal on-chip oscillator divided by 4 in the on-chip oscillator mode
Sub-clock in the low-speed mode
(1)
相关PDF资料 |
PDF描述 |
|---|---|
| MC68B05P2L | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, CDIP28 |
| MC908QB4MDT | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO16 |
| MC908QY2AVDWE | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO16 |
| MK2745-20SLF | 108 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
| MK2742-04SLFTR | 81 MHz, VIDEO CLOCK GENERATOR, PDSO16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M38D59GFFP#U0 | 功能描述:IC 740/38D5 MCU QZ-ROM 80QFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:740/38000 标准包装:250 系列:80C 核心处理器:8051 芯体尺寸:8-位 速度:16MHz 连通性:EBI/EMI，I²C，UART/USART 外围设备:POR，PWM，WDT 输入/输出数:40 程序存储器容量:- 程序存储器类型:ROMless EEPROM 大小:- RAM 容量:256 x 8 电压 - 电源 (Vcc/Vdd):4.5 V ~ 5.5 V 数据转换器:A/D 8x10b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:68-LCC（J 形引线） 包装:带卷 (TR) |
| M38D59GFHP#U0 | 功能描述:IC 740/38D5 MCU QZ-ROM 80LQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:740/38000 标准包装:250 系列:80C 核心处理器:8051 芯体尺寸:8-位 速度:16MHz 连通性:EBI/EMI，I²C，UART/USART 外围设备:POR，PWM，WDT 输入/输出数:40 程序存储器容量:- 程序存储器类型:ROMless EEPROM 大小:- RAM 容量:256 x 8 电压 - 电源 (Vcc/Vdd):4.5 V ~ 5.5 V 数据转换器:A/D 8x10b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:68-LCC（J 形引线） 包装:带卷 (TR) |
| M38D59T-RLFS | 功能描述:BOARD EMULATOR FOR 38D5 GROUP RoHS:否 类别:编程器，开发系统 >> 内电路编程器、仿真器以及调试器 系列:- 产品变化通告:Development Systems Discontinuation 19/Jul/2010 标准包装:1 系列:* 类型:* 适用于相关产品:* 所含物品:* |
| M38DC-15 | 制造商:M/A-COM Technology Solutions 功能描述:MIXER(SPEC UX1015) - Bulk |
| M38K00F1-16FP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
发布紧急采购，3分钟左右您将得到回复。