- 您现在的位置：买卖IC网 > PDF目录4100 > MC68EC060RC50 (Freescale Semiconductor)IC MPU 32BIT 50MHZ 206-PGA PDF资料下载
参数资料
| 型号： | MC68EC060RC50 |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 11/128页 |
| 文件大小： | 0K |
| 描述： | IC MPU 32BIT 50MHZ 206-PGA |
| 标准包装： | 10 |
| 系列： | M680x0 |
| 处理器类型： | M680x0 32-位 |
| 速度： | 50MHz |
| 电压： | 3.3V |
| 安装类型： | 通孔 |
| 封装/外壳： | 206-BEPGA |
| 供应商设备封装： | 206-PGA（47.25x47.25） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页
Caches
MOTOROLA
M68060 USER’S MANUAL
5-9
and an exception occurs, the instruction is aborted, and the operand may be accessed again
when the instruction is restarted. These guarantees apply only when the CM field indicates
the precise mode and the accesses are aligned. Regardless of the selected cache mode,
locked accesses are implicitly precise. Locked accesses are performed by the MC68060 for
the operands of the TAS and CAS instructions, and for updating history information in the
translation tables during table search operations.
5.4.3 Special Accesses
Several other processor operations result in accesses that have special caching character-
istics besides those with an implied cache-inhibited access in the precise mode. Exception
stack accesses and exception vector fetches that miss in the cache do not allocate cache
lines in the data cache, preventing replacement of a cache line. Cache hits by these
accesses are handled in the normal manner according to the caching mode specified for the
accessed address.
MC68060-initiated MMU table searches bypass the cache.
Accesses by the MOVE16 instruction also do not allocate cache lines in the data cache for
either read or write misses. Read hits on either valid or dirty cache lines are read from the
cache. Write hits invalidate a matching line and perform an external access. Interacting with
the cache in this manner prevents a large block move or block initialization implemented with
a MOVE16 from being cached, since the data may not be needed immediately.
5.5 CACHE PROTOCOL
The cache protocol for processor and snooped accesses is described in the following para-
graphs. In all cases, an external bus transfer will cause a cache line state to change only if
the bus transfer is marked as snoopable on the bus by asserting the SNOOP signal. The
protocols described in the following paragraphs assume that the data is cachable (i.e.,
writethrough and copyback).
5.5.1 Read Miss
A processor read that misses in the cache causes the cache controller to request a bus
transaction that reads the needed line from memory and supplies the required data to the
integer unit. The line is placed in the cache in the valid state, unless the no-allocate bit (NAD
for the data cache or NAI for the instruction cache) for the corresponding cache in the CACR
is set. Snooped external reads that miss in the cache have no affect on the cache.
5.5.2 Write Miss
The cache controller handles processor writes that miss in the cache differently for
writethrough and copyback pages. Write misses to copyback pages cause a line read from
the external bus to load the cache line (unless the corresponding no-allocate bit, NAD or
NAI, in the CACR is set). The new cache line is then updated with the write data, and the D-
bit for the line is set, leaving the cache line in the dirty state. Write misses to writethrough
pages write directly to memory without loading the corresponding cache line in the cache.
Snooped external writes that miss in the cache have no affect on the cache.
相关PDF资料 |
PDF描述 |
|---|---|
| IDT71V65803S133BGG8 | IC SRAM 9MBIT 133MHZ 119BGA |
| MPC8270ZUUPEA | IC MPU POWERQUICC II 480-TBGA |
| IDT71V65803S133BG8 | IC SRAM 9MBIT 133MHZ 119BGA |
| MPC860PCZQ66D4 | IC MPU PWRQUICC 66MHZ 357-PBGA |
| IDT71V65803S100BGG8 | IC SRAM 9MBIT 100MHZ 119BGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68EC060RC66 | 功能描述:微处理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MC68EC060RC75 | 功能描述:微处理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MC68EC060ZU50 | 功能描述:IC MPU 68K 50MHZ 304-TBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M680x0 标准包装:1 系列:MPC85xx 处理器类型:32-位 MPC85xx PowerQUICC III 特点:- 速度:1.2GHz 电压:1.1V 安装类型:表面贴装 封装/外壳:783-BBGA，FCBGA 供应商设备封装:783-FCPBGA（29x29） 包装:托盘 |
| MC68EC060ZU66 | 功能描述:微处理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MC68EC060ZU75 | 功能描述:微处理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
发布紧急采购，3分钟左右您将得到回复。