参数资料
型号: MC68EC060RC50
厂商: Freescale Semiconductor
文件页数: 22/128页
文件大小: 0K
描述: IC MPU 32BIT 50MHZ 206-PGA
标准包装: 10
系列: M680x0
处理器类型: M680x0 32-位
速度: 50MHz
电压: 3.3V
安装类型: 通孔
封装/外壳: 206-BEPGA
供应商设备封装: 206-PGA(47.25x47.25)
包装: 托盘
Caches
5-19
M68060 USER’S MANUAL
MOTOROLA
Table 5-3. Data Cache Line State Transitions
Cache
Operation
Current State
Invalid Cases
Valid Cases
Dirty Cases
OPU Read
Miss
(C,W)I1
Read line from memory
and update cache; Sup-
ply data to OPU; Go to
valid state.
(C,W)V1
Read new line from mem-
ory and update cache;
supply data to OPU; Re-
main in current state.
CD1
Push dirty cache line to
push buffer; Read new
line from memory and up-
date cache; Supply data
to OPU; Write push buffer
contents to memory; Go
to valid state.
OPU Read
Hit
(C,W)I2 Not possible.
(C,W)V2 Supply data to OPU; Re-
main in current state.
CD2 Supply data to OPU; Re-
main in current state.
OPU Write
Miss
(Copyback
Mode)
CI3
Read line from memory
and update cache; Write
data to cache; Go to dirty
state.
CV3
Read new line from mem-
ory and update cache;
Write data to cache; Go
to dirty state.
CD3
Push dirty cache line to
push buffer; Read new
line from memory and up-
date cache; Write push
buffer contents to memo-
ry; Remain in current
state.
OPU Write
Miss
(Writethrou
gh Mode)
WI3
Write data to memory;
Remain in current state.
WV3
Write data to memory;
Remain in current state.
WD
3
Write data to memory;
Remain in current state.
OPU Write
Hit (Copy-
back Mode)
CI4
Not possible.
CV$
Write data to cache; Go
to dirty state.
CD4 Write data to cache; Re-
main in current state.
OPU Write
Hit
(Writethrou
gh Mode)
WI4
Not possible.
WV4
Write data to memory
and to cache; Remain in
current state.
WD
4
Push dirty cache line to
memory; Write data to
memory and to cache;
Go to valid state.
Cache In-
validate
(C,W)I5 No action; Remain in cur-
rent state.
(C,W)V5 No action; Go to invalid
state.
CD5 No action (dirty data lost);
Go to invalid state.
Cache
Push
(C,W)I6 No action; Remain in cur-
rent state.
(C,W)V6 No action; Go to invalid
state.
CD6
Push dirty cache line to
memory; Go to invalid
state or remain in current
state, depending on the
DPI bit the the CACR.
Alternate
Master
Snoop Hit
(C,W)I7 Not possible.
(C,W)V7 No action; Go to invalid
state.
CD7 No action (dirty data lost);
Go to invalid state.
相关PDF资料
PDF描述
IDT71V65803S133BGG8 IC SRAM 9MBIT 133MHZ 119BGA
MPC8270ZUUPEA IC MPU POWERQUICC II 480-TBGA
IDT71V65803S133BG8 IC SRAM 9MBIT 133MHZ 119BGA
MPC860PCZQ66D4 IC MPU PWRQUICC 66MHZ 357-PBGA
IDT71V65803S100BGG8 IC SRAM 9MBIT 100MHZ 119BGA
相关代理商/技术参数
参数描述
MC68EC060RC66 功能描述:微处理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MC68EC060RC75 功能描述:微处理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MC68EC060ZU50 功能描述:IC MPU 68K 50MHZ 304-TBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M680x0 标准包装:1 系列:MPC85xx 处理器类型:32-位 MPC85xx PowerQUICC III 特点:- 速度:1.2GHz 电压:1.1V 安装类型:表面贴装 封装/外壳:783-BBGA,FCBGA 供应商设备封装:783-FCPBGA(29x29) 包装:托盘
MC68EC060ZU66 功能描述:微处理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MC68EC060ZU75 功能描述:微处理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324