参数资料
型号: MC68EC060RC50
厂商: Freescale Semiconductor
文件页数: 110/128页
文件大小: 0K
描述: IC MPU 32BIT 50MHZ 206-PGA
标准包装: 10
系列: M680x0
处理器类型: M680x0 32-位
速度: 50MHz
电压: 3.3V
安装类型: 通孔
封装/外壳: 206-BEPGA
供应商设备封装: 206-PGA(47.25x47.25)
包装: 托盘
Memory Management Unit
MOTOROLA
M68060 USER’S MANUAL
4-13
4.2.2.3 DESCRIPTOR FIELD DEFINITIONS. The field definitions for the table- and page-
level descriptors are listed in alphabetical order:
CM—Cache Mode
This field selects the cache mode and accesses serialization as follows:
00 = Cachable, Writethrough
01 = Cachable, Copyback
10 = Cache-Inhibited, Precise exception model
11 = Cache-Inhibited, Imprecise exception model
Section 5 Caches provides detailed information on caching modes.
Descriptor Address
This 30-bit field, which contains the physical address of a page descriptor, is only used in
indirect descriptors.
G—Global
When this bit is set, it indicates the entry is global which gives the user the option of group-
ing entries as global or nonglobal for use when PFLUSHing the ATC, and has no other
meaning. PFLUSH instruction variants that specify nonglobal entries do not invalidate glo-
bal entries, even when all other selection criteria are satisfied. If these PFLUSH variants
are not used, then system software can use this bit.
M—Modified
This bit identifies a page which has been written to by the processor. The MC68060 sets
the M-bit in the corresponding page descriptor before a write operation to a page for which
the M-bit is clear, except for write-protect or supervisor violations in which case the M-bit
is not set. The read portion of a locked read-modify-write access is considered a write for
updating purposes. The MC68060 never clears this bit.
PDT—Page Descriptor Type
This field identifies the descriptor as an invalid descriptor, a page descriptor for a resident
page, or an indirect pointer to another page descriptor.
00 = Invalid
This code indicates that the descriptor is invalid. An invalid descriptor can repre-
sent a nonresident page or a logical address range that is out of bounds. All other
bits in the descriptor are ignored. When an invalid descriptor is encountered, an
ATC entry is not created.
01 or 11 = Resident
These codes indicate that the page is resident.
10 = Indirect
This code indicates that the descriptor is an indirect descriptor. Bits 31–2 contain
the physical address of the page descriptor. This encoding is invalid for a page
descriptor pointed to by an indirect descriptor (that is, only one level of indirection
is allowed).
相关PDF资料
PDF描述
IDT71V65803S133BGG8 IC SRAM 9MBIT 133MHZ 119BGA
MPC8270ZUUPEA IC MPU POWERQUICC II 480-TBGA
IDT71V65803S133BG8 IC SRAM 9MBIT 133MHZ 119BGA
MPC860PCZQ66D4 IC MPU PWRQUICC 66MHZ 357-PBGA
IDT71V65803S100BGG8 IC SRAM 9MBIT 100MHZ 119BGA
相关代理商/技术参数
参数描述
MC68EC060RC66 功能描述:微处理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MC68EC060RC75 功能描述:微处理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MC68EC060ZU50 功能描述:IC MPU 68K 50MHZ 304-TBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M680x0 标准包装:1 系列:MPC85xx 处理器类型:32-位 MPC85xx PowerQUICC III 特点:- 速度:1.2GHz 电压:1.1V 安装类型:表面贴装 封装/外壳:783-BBGA,FCBGA 供应商设备封装:783-FCPBGA(29x29) 包装:托盘
MC68EC060ZU66 功能描述:微处理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MC68EC060ZU75 功能描述:微处理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324