- 您现在的位置：买卖IC网 > PDF目录4100 > MC68EC060RC50 (Freescale Semiconductor)IC MPU 32BIT 50MHZ 206-PGA PDF资料下载
参数资料
| 型号： | MC68EC060RC50 |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 126/128页 |
| 文件大小： | 0K |
| 描述： | IC MPU 32BIT 50MHZ 206-PGA |
| 标准包装： | 10 |
| 系列： | M680x0 |
| 处理器类型： | M680x0 32-位 |
| 速度： | 50MHz |
| 电压： | 3.3V |
| 安装类型： | 通孔 |
| 封装/外壳： | 206-BEPGA |
| 供应商设备封装： | 206-PGA（47.25x47.25） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页当前第126页第127页第128页
Memory Management Unit
4-28
M68060 USER’S MANUAL
MOTOROLA
If the paged MMU is disabled (the E-bit in the TCR register is clear) and the TTRs are dis-
abled or do not match, then the status and protection attributes are defined by the default
translation bits (DCO, DUO, DWO, DCI, and DUI) in the TCR.
4.5 ADDRESS TRANSLATION SUMMARY
If the paged MMU is enabled (the E-bit in the TCR is set), the instruction and data MMUs
process translations by first comparing the logical address and privilege mode with the
parameters of the TTRs if they are enabled. If there is a match, the MMU uses the logical
address as a physical address for the access. If there is no match, the MMU compares the
logical address and privilege mode with the tag portions of the entries in the ATC and uses
the corresponding physical address for the access when a match occurs. When neither a
TTR nor a valid ATC entry matches, the MMU initiates a table search operation to obtain the
corresponding physical address from the translation table. When a table search is required,
the processor suspends instruction execution activity and, at the end of a successful table
search, stores the address mapping in the appropriate ATC and retries the access. The
MMU creates a valid ATC entry for the logical address. If the table search encounters an
invalid descriptor, or a write-protect for a write, or is a user access and encounters a super-
visor-only flag, then the access error exception is taken whenever the access is needed
(immediately for operands and deferred for instruction fetches).
If a write or locked read-modify-write access results in an ATC hit but the page is write pro-
tected, the access is aborted, and an access error exception is taken. If the page is not write
protected and the modified bit of the ATC entry is clear, a table search proceeds to set the
modified bit in both the page descriptor in memory and in the ATC; the access is retried. The
ATC provides the address translation for the access if the modified bit of the ATC entry is
set for a write or locked read-modify-write access to an unprotected page and if none of the
TTRs (instruction or data, as appropriate) match.
Figure 4-21 illustrates a general flowchart for address translation. The top branch of the flow-
chart applies to transparent translation. The bottom three branches apply to ATC translation.
4.6 RSTI AND MDIS EFFECT ON THE MMU
The following paragraph describes how the MMU is affected by the RSTI and MDIS pins.
4.6.1 Effect of RSTI on the MMUs
When the MC68060 is reset by the assertion of the reset input signal, the E-bits of the TCR
and TTRs are cleared, disabling address translation. This reset causes logical addresses to
be passed through as physical addresses, allowing an operating system to set up the trans-
lation tables and MMU registers as required. After the translation tables and registers are
initialized, the E-bit of the TCR can be set, enabling paged address translation. While
address translation is disabled, the default TTR is used. The default TTR attribute bits are
cleared upon reset, so that immediately after assertion of RSTI the attributes will specify
write-through cachable mode, no write protection, user page attribute bits cleared, and 1/2-
cache mode disabled.
A reset of the processor does not invalidate any entries in the ATCs page size. A PFLUSH
instruction must be executed to flush all existing valid entries from the ATCs after a reset
相关PDF资料 |
PDF描述 |
|---|---|
| IDT71V65803S133BGG8 | IC SRAM 9MBIT 133MHZ 119BGA |
| MPC8270ZUUPEA | IC MPU POWERQUICC II 480-TBGA |
| IDT71V65803S133BG8 | IC SRAM 9MBIT 133MHZ 119BGA |
| MPC860PCZQ66D4 | IC MPU PWRQUICC 66MHZ 357-PBGA |
| IDT71V65803S100BGG8 | IC SRAM 9MBIT 100MHZ 119BGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68EC060RC66 | 功能描述:微处理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MC68EC060RC75 | 功能描述:微处理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MC68EC060ZU50 | 功能描述:IC MPU 68K 50MHZ 304-TBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M680x0 标准包装:1 系列:MPC85xx 处理器类型:32-位 MPC85xx PowerQUICC III 特点:- 速度:1.2GHz 电压:1.1V 安装类型:表面贴装 封装/外壳:783-BBGA，FCBGA 供应商设备封装:783-FCPBGA（29x29） 包装:托盘 |
| MC68EC060ZU66 | 功能描述:微处理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MC68EC060ZU75 | 功能描述:微处理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
发布紧急采购，3分钟左右您将得到回复。