参数资料
型号: MC68EC060RC50
厂商: Freescale Semiconductor
文件页数: 96/128页
文件大小: 0K
描述: IC MPU 32BIT 50MHZ 206-PGA
标准包装: 10
系列: M680x0
处理器类型: M680x0 32-位
速度: 50MHz
电压: 3.3V
安装类型: 通孔
封装/外壳: 206-BEPGA
供应商设备封装: 206-PGA(47.25x47.25)
包装: 托盘
MOTOROLA
M68060 USER’S MANUAL
ix
TABLE OF CONTENTS
Section 1
Introduction
1.1
Differences Among M68060 Family Members.............................................. 1-3
1.1.1
MC68LC060................................................................................................ 1-3
1.1.2
MC68EC060 ............................................................................................... 1-3
1.1.2.1
Address Translation Differences .............................................................. 1-3
1.1.2.2
Instruction Differences .............................................................................. 1-3
1.2
Features........................................................................................................ 1-4
1.3
Architecture................................................................................................... 1-4
1.4
Processor Overview...................................................................................... 1-5
1.4.1
Functional Blocks........................................................................................ 1-5
1.4.2
Integer Unit ................................................................................................. 1-7
1.4.2.1
Instruction Fetch Unit................................................................................ 1-7
1.4.2.2
Integer Unit ............................................................................................... 1-8
1.4.2.3
Floating-Point Unit .................................................................................... 1-8
1.4.2.4
Memory Units ........................................................................................... 1-9
1.4.2.5
Address Translation Caches .................................................................... 1-9
1.4.2.6
Instruction and Data Caches .................................................................... 1-9
1.4.2.6.1
Cache Organization.............................................................................. 1-10
1.4.2.6.2
Cache Coherency................................................................................. 1-10
1.4.3
Bus Controller ........................................................................................... 1-10
1.5
Processing States ....................................................................................... 1-10
1.6
Programming Model.................................................................................... 1-11
1.7
Data Format Summary................................................................................ 1-14
1.8
Addressing Capabilities Summary .............................................................. 1-14
1.9
Instruction Set Overview ............................................................................. 1-15
1.10
Notational Conventions............................................................................... 1-21
Section 2
Signal Description
2.1
Address and Control Signals ........................................................................ 2-3
2.1.1
Address Bus (A31–A0) ............................................................................... 2-3
2.1.2
Cycle Long-Word Address (CLA) ............................................................... 2-4
2.2
Data Bus (D31–D0)....................................................................................... 2-4
2.3
Transfer Attribute Signals ............................................................................. 2-4
2.3.1
Transfer Cycle Type (TT1, TT0) ................................................................. 2-4
2.3.2
Transfer Cycle Modifier (TM2–TM0) ........................................................... 2-4
2.3.3
Transfer Line Number (TLN1, TLN0) .......................................................... 2-5
2.3.4
User-Programmable Page Attributes (UPA1, UPA0).................................. 2-5
2.3.5
Read/Write (R/W) ....................................................................................... 2-6
相关PDF资料
PDF描述
IDT71V65803S133BGG8 IC SRAM 9MBIT 133MHZ 119BGA
MPC8270ZUUPEA IC MPU POWERQUICC II 480-TBGA
IDT71V65803S133BG8 IC SRAM 9MBIT 133MHZ 119BGA
MPC860PCZQ66D4 IC MPU PWRQUICC 66MHZ 357-PBGA
IDT71V65803S100BGG8 IC SRAM 9MBIT 100MHZ 119BGA
相关代理商/技术参数
参数描述
MC68EC060RC66 功能描述:微处理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MC68EC060RC75 功能描述:微处理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MC68EC060ZU50 功能描述:IC MPU 68K 50MHZ 304-TBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M680x0 标准包装:1 系列:MPC85xx 处理器类型:32-位 MPC85xx PowerQUICC III 特点:- 速度:1.2GHz 电压:1.1V 安装类型:表面贴装 封装/外壳:783-BBGA,FCBGA 供应商设备封装:783-FCPBGA(29x29) 包装:托盘
MC68EC060ZU66 功能描述:微处理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MC68EC060ZU75 功能描述:微处理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324