- 您现在的位置：买卖IC网 > PDF目录69032 > MCM16Y1BACFT16 (MOTOROLA INC) 16-BIT, MROM, MICROCONTROLLER, PQFP160 PDF资料下载
参数资料
| 型号： | MCM16Y1BACFT16 |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, MROM, MICROCONTROLLER, PQFP160 |
| 封装： | QFP-160 |
| 文件页数： | 10/138页 |
| 文件大小： | 784K |
| 代理商： | MCM16Y1BACFT16 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页
MC68HC16Y1
MOTOROLA
MC68HC16Y1TS/D
107
7.2.3 SPI Operation
The SPI operates in either master or slave mode. Master mode is used when the SPI originates data
transfers. Slave mode is used when an external device initiates serial transfers to the SPI. Switching
between the modes is controlled by MSTR in SPCR. Prior to entering either mode, appropriate MCCI
and SPI registers must be properly initialized.
In master mode, transmission parameters are set by writing to SPCR, the SPI is enabled by setting
SPE, then operation is initiated by writing data to SPDR. In slave mode, operation proceeds in response
to SS signal assertion by an external bus master. Slave operation is similar to that of master mode.
Normally, the SPI bus performs synchronous bidirectional transfers. The serial clock on the SPI bus
master supplies the clock signal (SCK) to time the transfer of data. Four possible combinations of clock
phase and polarity may be specified by means of the CPHA and CPOL bits in SPCR. Data can be trans-
ferred either LSB or MSB first, depending on the value of the LSBF bit in SPCR. The number of bits
transferred per command defaults to eight, but may be set to 16 bits by setting the field in SPCR.
When the SPI finishes a transmission, it sets the SPIF flag, clears SPE and stops. If the SPIE bit in
SPCR is set, an interrupt request is generated when SPIF is set.
Although the SPI inherently supports multimaster operation, no special arbitration mechanism is provid-
ed. A mode fault flag (MODF) indicates a request for SPI master arbitration — system software must
provide arbitration.
Typically, SPI bus outputs are not open-drain unless multiple SPI masters are in the system. If needed,
the WOMP bit in SPCR can be set to provide wired-OR open-drain outputs. An external pull-up resistor
should be used on each output line. WOMP affects all SPI pins regardless of whether they are assigned
to the SPI or used as general-purpose I/O.
7.3 Serial Communication Interface
There are two identical independent SCI systems, SCIA and SCIB, in the MCCI. Each is a full-duplex
universal asynchronous receiver transmitter (UART). Each SCI system is fully compatible with the SCI
systems found on other Motorola devices, such as the M68HC11 and M68HC05 Families. The following
discussions apply to both SCIA and SCIB — differences in register addresses and pin names are noted.
7.3.1 SCI Pins
Two unidirectional transmit data pins, TXDA and TXDB, and two unidirectional receive data pins, RXDA
and RXDB, are associated with each SCI. Each pin can be used by the associated SCI or for general-
purpose I/O.
SCI pins and their functions are shown below.
7.3.2 SCI Registers
The SCI programming model includes the MCCI global and pin control registers, and eight SCI regis-
ters. Each of the two SCI units contains two SCI control registers, one status register, and one data reg-
ister.
All registers may be read or written at any time by the CPU. Rewriting the same value to any SCI register
does not disrupt operation; however, writing a different value into an SCI register when the SCI is run-
ning may disrupt operation. To change register values, the receiver and transmitter should be disabled
with the transmitter allowed to finish first. The status flags in register SCSR may be cleared at any time.
Pin Names
Mnemonics
Mode
Function
Receive Data
A and B
RXDA, RXDB
Receiver Disabled
Receiver Enabled
General-Purpose I/O
Serial Data Input to SCI
Transmit Data
A and B
TXDA, TXDB
Transmitter Disabled
Transmitter Enabled
General-Purpose I/O
Serial Data Output from SCI
相关PDF资料 |
PDF描述 |
|---|---|
| MCM16Y1BGCFT16 | 16-BIT, MROM, MICROCONTROLLER, PQFP160 |
| M68HC16Y1CFC | 16-BIT, MROM, MICROCONTROLLER, PQFP16 |
| MCV14AI/SL | 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDSO14 |
| MCV14ATI/SL | 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDSO14 |
| MCV14AI/P | 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDIP14 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCM16Z2BCFC16 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Symbols and Operators, CPU16 Register Mnemonics |
| MCM16Z2BCFC16B1 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Symbols and Operators, CPU16 Register Mnemonics |
| MCM16Z2BCFC20 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Symbols and Operators, CPU16 Register Mnemonics |
| MCM16Z2BCFC20B1 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series users manual |
| MCM16Z2BCFC25 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series users manual |
发布紧急采购，3分钟左右您将得到回复。