参数资料
型号: MT46V32M16TG-75ELIT
元件分类: DRAM
英文描述: 32M X 16 DDR DRAM, 0.75 ns, PDSO66
封装: 0.400 INCH, PLASTIC, TSOP-66
文件页数: 21/82页
文件大小: 2855K
代理商: MT46V32M16TG-75ELIT
512Mb: x4, x8, x16
DDR SDRAM
09005aef80a1d9e7
Micron Technology, Inc., reserves the right to change products or specifications without notice.
512MBDDRx4x8x16_2.fm - Rev. H 7/04 EN
28
2000 Micron Technology, Inc. All rights reserved.
Figure 19: READ to PRECHARGE
NOTE:
1. DO n = data-out from column n.
2. Burst length = 4, or an interrupted burst of 8.
3. Three subsequent elements of data-out appear in the programmed order following DO n.
4. Shown with nominal tAC, tDQSCK, and tDQSQ.
5. READ to PRECHARGE equals two clocks, which allows two data pairs of data-out.
6. A READ command with AUTO-PRECHARGE enabled, provided tRAS(MIN) is met, would cause a precharge to be per-
formed at x number of clock cycles after the READ command, where x = BL / 2.
7. PRE = PRECHARGE command; ACT = ACTIVE command.
CK
CK#
COMMAND6
READ
NOP
PRE
NOP
ACT
ADDRESS
Bank a,
Col n
Bank a,
(a or all)
Bank a,
Row
READ
NOP
PRE
NOP
ACT
Bank a,
Col n
CL = 2
tRP
CK
CK#
COMMAND6
ADDRESS
DQ
DQS
CL = 2.5
DQ
DQS
DO
n
DO
n
T0
T1
T2
T3
T2n
T3n
T4
T5
T0
T1
T2
T3
T2n
T3n
T4
T5
Bank a,
(a or all)
Bank a,
Row
READ
NOP
PRE
NOP
ACT
Bank a,
Col n
tRP
CK
CK#
COMMAND6
ADDRESS
DQ
DQS
CL = 3
DO
n
T0
T1
T2
T3
T4n
T3n
T4
T5
Bank a,
(a or all)
Bank a,
Row
DON’T CARE
TRANSITIONING DATA
相关PDF资料
PDF描述
MT46V32M16BN-5BLIT 32M X 16 DDR DRAM, 0.7 ns, PBGA60
MT46V32M81AZ4-6T:G 32M X 4 DDR DRAM, 0.75 ns, PDSO66
MT47H128M8HV-187ELIT:E 128M X 8 DDR DRAM, 0.35 ns, PBGA60
MT47H128M8HQ-187ELAT:E 128M X 8 DDR DRAM, 0.35 ns, PBGA60
MT48LC2M32B1TG-7 2M X 32 SYNCHRONOUS DRAM, 5.5 ns, PDSO86
相关代理商/技术参数
参数描述
MT46V32M16TG-75L 制造商:MICRON 制造商全称:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM
MT46V32M16TG-75Z 制造商:MICRON 制造商全称:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM
MT46V32M16TG-75ZL 制造商:MICRON 制造商全称:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM