参数资料
型号: MT46V32M16TG-75ELIT
元件分类: DRAM
英文描述: 32M X 16 DDR DRAM, 0.75 ns, PDSO66
封装: 0.400 INCH, PLASTIC, TSOP-66
文件页数: 28/82页
文件大小: 2855K
代理商: MT46V32M16TG-75ELIT
512Mb: x4, x8, x16
DDR SDRAM
09005aef80a1d9e7
Micron Technology, Inc., reserves the right to change products or specifications without notice.
512MBDDRx4x8x16_2.fm - Rev. H 7/04 EN
34
2000 Micron Technology, Inc. All rights reserved.
Figure 25: WRITE to READ – Uninterrupting
NOTE:
1. DI b = data-in for column b, DO n = data-out for column n.
2. Three subsequent elements of data-in are applied in the programmed order following DI b.
3. An uninterrupted burst of 4 is shown.
4. tWTR is referenced from the first positive CK edge after the last data-in pair.
5. The READ and WRITE commands are to same device. However, the READ and WRITE commands may be to different
devices, in which case tWTR is not required and the READ command could be applied earlier.
6. A10 is LOW with the WRITE command (auto precharge is disabled).
tDQSS (NOM)
CK
CK#
COMMAND
WRITE
NOP
READ
NOP
ADDRESS
Bank a,
Col b
Bank a,
Col n
NOP
T0
T1
T2
T3
T2n
T4
T5
T1n
T6
T6n
tWTR
CL = 2
DQ
DQS
DM
DI
b
DO
n
tDQSS
tDQSS (MIN)
CL = 2
DQ
DQS
DM
DI
b
DO
n
tDQSS
tDQSS (MAX)
CL = 2
DQ
DQS
DM
DI
b
DO
n
tDQSS
DON’T CARE
TRANSITIONING DATA
相关PDF资料
PDF描述
MT46V32M16BN-5BLIT 32M X 16 DDR DRAM, 0.7 ns, PBGA60
MT46V32M81AZ4-6T:G 32M X 4 DDR DRAM, 0.75 ns, PDSO66
MT47H128M8HV-187ELIT:E 128M X 8 DDR DRAM, 0.35 ns, PBGA60
MT47H128M8HQ-187ELAT:E 128M X 8 DDR DRAM, 0.35 ns, PBGA60
MT48LC2M32B1TG-7 2M X 32 SYNCHRONOUS DRAM, 5.5 ns, PDSO86
相关代理商/技术参数
参数描述
MT46V32M16TG-75L 制造商:MICRON 制造商全称:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM
MT46V32M16TG-75Z 制造商:MICRON 制造商全称:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM
MT46V32M16TG-75ZL 制造商:MICRON 制造商全称:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM