- 您现在的位置：买卖IC网 > PDF目录224506 > MT46V32M81AZ4-6T:G 32M X 4 DDR DRAM, 0.75 ns, PDSO66 PDF资料下载
参数资料
| 型号： | MT46V32M81AZ4-6T:G |
| 元件分类： | DRAM |
| 英文描述： | 32M X 4 DDR DRAM, 0.75 ns, PDSO66 |
| 封装： | 0.400 INCH, PLASTIC, TSOP-66 |
| 文件页数： | 1/82页 |
| 文件大小： | 2866K |
当前第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页
09005aef8074a655
128MBDDRx4x8x16_1.fm - Rev. J 7/04 EN
1
2000 Micron Technology, Inc. All rights reserved.
128Mb: x4, x8, x16
DDR SDRAM
DOUBLE DATA RATE
(DDR) SDRAM
MT46V32M4 – 8 MEG x 4 x 4 BANKS
MT46V16M8 – 4 MEG x 8 x 4 BANKS
MT46V8M16 – 2 MEG x 16 x 4 BANKS
Features
VDD = +2.5V ±0.2V, VDDQ = +2.5V ±0.2V
VDD = +2.6V ±0.1V, VDDQ = +2.6V ±0.1V (DDR 400)
Bidirectional data strobe (DQS) transmitted/
received with data, i.e., source-synchronous data
capture (x16 has two – one per byte)
Internal, pipelined double-data-rate (DDR)
architecture; two data accesses per clock cycle
Differential clock inputs (CK and CK#)
Commands entered on each positive CK edge
DQS edge-aligned with data for READs; center-
aligned with data for WRITEs
DLL to align DQ and DQS transitions with CK
Four internal banks for concurrent operation
Data mask (DM) for masking write data (x16 has two
– one per byte)
Programmable burst lengths: 2, 4, or 8
Auto Refresh and Self Refresh Modes
Longer lead TSOP for improved reliability (OCPL)
2.5V I/O (SSTL_2 compatible)
Concurrent auto precharge option is supported
tRAS lockout supported (tRAP = tRCD)
NOTE:
1. Contact Micron for availability of lead-free products.
2. Supports PC3200 modules with 3-3-3 timing.
3. Supports PC2700 modules with 2.5-3-3 timing.
4. -6T is not available in the x16 configuration.
5. Supports PC2100 modules with 2-2-2 timing.
6. Supports PC2100 modules with 2-3-3 timing.
7. Supports PC2100 modules with 2.5-3-3 timing.
8. Supports PC1600 modules with 2-2-2 timing.
9. CL = CAS (READ) latency.
10. Minimum clock rate @ CL = 2 (-75E, -75Z), CL = 2.5 (-6, -6T, -75),
and CL = 3 (-5B).
11. FBGA package is EOL and no longer available.
12. Not available.
OPTIONS
MARKING
Configuration
32 Meg x 4 (8 Meg x 4 x 4 banks)
32M4
16 Meg x 8 (4 Meg x 8 x 4 banks)
16M8
8 Meg x 16 (2 Meg x 16 x 4 banks)
8M16
Plastic Package – OCPL
66-pin TSOP
TG
66-pin TSOP (lead-free)1
P
Plastic Package
60-Ball FBGA (16x9mm)11
FJ
60-Ball FBGA (16x9mm) (lead-free)1, 11
BJ
Timing – Cycle Time
5ns @ CL = 3 (DDR400)2, 12
-5B
6ns @ CL = 2.5 (DDR333) (FBGA only)3, 11, 12
-6
6ns @ CL = 2.5 (DDR333) (TSOP only)3, 4
-6T
7.5ns @ CL = 2 (DDR266)5
-75E
7.5ns @ CL = 2 (DDR266A)6
-75Z
7.5ns @ CL = 2.5 (DDR266B)7, 8
-75
Self Refresh
Standard
None
Low Power Self Refresh
L
Temperature Rating
Standard (0°C to +70°C)
None
Industrial Temperature (-40°C to +85°C)
IT
Table 1:
Key Timing Parameters
SPEED
GRADE
CLOCK RATE9
DATA-OUT
WINDOW10
ACCESS
WINDOW
DQS–DQ
SKEW
CL = 2 CL = 2.5 CL = 3
-5B
133 MHz 167 MHz 200 MHz
1.6ns
±0.70ns
+0.40ns
-6
133 MHz 167 MHz
N/A
2.1ns
±0.70ns
+0.40ns
6T
133 MHz 167 MHz
N/A
2.0ns
±0.70ns
+0.45ns
-75E/75Z 133 MHz 133 MHz
N/A
2.5ns
±0.75ns
+0.50ns
-75
100 MHz 133 MHz
N/A
2.5ns
±0.75ns
+0.50ns
32 MEG x 4
16 MEG x 8
8 MEG x 16
Configuration
8 Meg x 4 x 4
banks
4 Meg x 8 x 4
banks
2 Meg x 16 x 4
banks
Refresh Count
4K
Row Addressing
4K (A0–A11)
Bank Addressing
4(BA0,BA1)
Column Addressing
2K(A0–A9,A11)
1K(A0–A9)
512(A0–A8)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
VSS
DQ15
VSSQ
DQ14
DQ13
VDDQ
DQ12
DQ11
VSSQ
DQ10
DQ9
VDDQ
DQ8
NC
VSSQ
UDQS
DNU
VREF
VSS
UDM
CK#
CK
CKE
NC
A11
A9
A8
A7
A6
A5
A4
VSS
x16
VDD
DQ0
VDDQ
DQ1
DQ2
VssQ
DQ3
DQ4
VDDQ
DQ5
DQ6
VssQ
DQ7
NC
VDD
Q
LDQS
NC
VDD
DNU
LDM
WE#
CAS#
RAS#
CS#
NC
BA0
BA1
A10/AP
A0
A1
A2
A3
VDD
x16
VSS
DQ7
VSSQ
NC
DQ6
VDDQ
NC
DQ5
VSSQ
NC
DQ4
VDDQ
NC
VSSQ
DQS
DNU
VREF
VSS
DM
CK#
CK
CKE
NC
A11
A9
A8
A7
A6
A5
A4
VSS
x8
x4
VSS
NC
VSSQ
NC
DQ3
VDDQ
NC
VSSQ
NC
DQ2
VDDQ
NC
VSSQ
DQS
DNU
VREF
VSS
DM
CK#
CK
CKE
NC
A11
A9
A8
A7
A6
A5
A4
VSS
VDD
DQ0
VDDQ
NC
DQ1
VSSQ
NC
DQ2
VDDQ
NC
DQ3
VSSQ
NC
VDDQ
NC
VDD
DNU
NC
WE#
CAS#
RAS#
CS#
NC
BA0
BA1
A10/AP
A0
A1
A2
A3
VDD
x8
x4
VDD
NC
VDDQ
NC
DQ0
VSSQ
NC
VDDQ
NC
DQ1
VSSQ
NC
VDDQ
NC
VDD
DNU
NC
WE#
CAS#
RAS#
CS#
NC
BA0
BA1
A10/AP
A0
A1
A2
A3
VDD
Figure 1: Pin Assignment (Top View)
66-pin TSOP
相关PDF资料 |
PDF描述 |
|---|---|
| MT47H128M8HV-187ELIT:E | 128M X 8 DDR DRAM, 0.35 ns, PBGA60 |
| MT47H128M8HQ-187ELAT:E | 128M X 8 DDR DRAM, 0.35 ns, PBGA60 |
| MT48LC2M32B1TG-7 | 2M X 32 SYNCHRONOUS DRAM, 5.5 ns, PDSO86 |
| MT48LC32M4A2P-7ELIT:G | 32M X 4 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| MT55L256L18FT-12TR | 256K X 18 ZBT SRAM, 9 ns, PQFP100 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MT46V32M82ZZ5-75 ES | 制造商:Micron Technology Inc 功能描述:32MX8 SDRAM DDR PLASTIC PBF FBGA 2.5V - Trays |
| MT46V32M82ZZ5-75EZ | 制造商:Micron Technology Inc 功能描述:32MX8 DDR SDRAM PLASTIC 2.5V - Trays |
发布紧急采购，3分钟左右您将得到回复。