参数资料
型号: MT46V32M81AZ4-6T:G
元件分类: DRAM
英文描述: 32M X 4 DDR DRAM, 0.75 ns, PDSO66
封装: 0.400 INCH, PLASTIC, TSOP-66
文件页数: 16/82页
文件大小: 2866K
128Mb: x4, x8, x16
DDR SDRAM
09005aef8074a655
Micron Technology, Inc., reserves the right to change products or specifications without notice.
128MBDDRx4x8x16_2.fm - Rev. J 7/04 EN
23
2000 Micron Technology, Inc. All rights reserved.
Figure 14: Consecutive READ Bursts
NOTE:
1. DO n (or b) = data-out from column n (or column b).
2. Burst length = 4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first).
3. Three subsequent elements of data-out appear in the programmed order following DO n.
4. Three (or seven) subsequent elements of data-out appear in the programmed order following DO b.
5. Shown with nominal tAC, tDQSCK, and tDQSQ.
6. Example applies only when READ commands are issued to same device.
CK
CK#
COMMAND
READ
NOP
READ
NOP
ADDRESS
Bank,
Col n
Bank,
Col b
COMMAND
READ
NOP
READ
NOP
ADDRESS
Bank,
Col n
Bank,
Col b
CL = 2
CK
CK#
COMMAND
ADDRESS
DQ
DQS
CL = 2.5
DQ
DQS
DO
n
DO
b
DO
n
DO
b
T0
T1
T2
T3
T2n
T3n
T4
T5
T4n
T5n
T0
T1
T2
T3
T2n
T3n
T4
T5
T4n
T5n
DON’T CARE
TRANSITIONING DATA
COMMAND
READ
NOP
READ
NOP
ADDRESS
Bank,
Col n
Bank,
Col b
CK
CK#
COMMAND
ADDRESS
DQ
DQS
CL = 3
DO
n
DO
b
T0
T1
T2
T3
T3n
T4
T5
T4n
T5n
相关PDF资料
PDF描述
MT47H128M8HV-187ELIT:E 128M X 8 DDR DRAM, 0.35 ns, PBGA60
MT47H128M8HQ-187ELAT:E 128M X 8 DDR DRAM, 0.35 ns, PBGA60
MT48LC2M32B1TG-7 2M X 32 SYNCHRONOUS DRAM, 5.5 ns, PDSO86
MT48LC32M4A2P-7ELIT:G 32M X 4 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
MT55L256L18FT-12TR 256K X 18 ZBT SRAM, 9 ns, PQFP100
相关代理商/技术参数
参数描述
MT46V32M82ZZ5-75 ES 制造商:Micron Technology Inc 功能描述:32MX8 SDRAM DDR PLASTIC PBF FBGA 2.5V - Trays
MT46V32M82ZZ5-75EZ 制造商:Micron Technology Inc 功能描述:32MX8 DDR SDRAM PLASTIC 2.5V - Trays