- 您现在的位置：买卖IC网 > PDF目录229297 > MT46V32M8FG-6TIT:G 32M X 8 DDR DRAM, 0.7 ns, PBGA60 PDF资料下载
参数资料
| 型号： | MT46V32M8FG-6TIT:G |
| 元件分类： | DRAM |
| 英文描述： | 32M X 8 DDR DRAM, 0.7 ns, PBGA60 |
| 封装： | (8 X 14) MM, PLASTIC, FBGA-60 |
| 文件页数： | 5/93页 |
| 文件大小： | 3632K |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页
PDF: 09005aef80768abb/Source: 09005aef82a95a3a
Micron Technology, Inc., reserves the right to change products or specifications without notice.
256Mb_DDR_x4x8x16_D2.fm - 256Mb DDR: Rev. O, Core DDR: Rev. B 1/09 EN
13
2003 Micron Technology, Inc. All rights reserved.
256Mb: x4, x8, x16 DDR SDRAM
Pin and Ball Assignments and Descriptions
B7, D7, D3,
B3
5, 11, 56,
62
DQ0–DQ2
DQ3
I/O
Data input/output: Data bus for x4.
E3
E7
E3
51
16
51
DQS
LDQS
UDQS
I/O
Data strobe: Output with read data, input with write data. DQS is
edge-aligned with read data, centered in write data. It is used to
capture data. For the x16, LDQS is DQS for DQ0–DQ7 and UDQS is
DQS for DQ8–DQ15. Pin 16 (E7) is NC on x4 and x8.
F8, M7, A7
1, 18, 33
VDD
Supply
Power supply.
B2, D2, C8,
E8, A9
3, 9, 15,
55, 61
VDDQ
Supply
DQ power supply: Isolated on the die for improved noise
immunity.
A3, F2, M3
34, 48, 66
VSS
Supply
Ground.
A1, C2, E2,
B8, D8
6, 12, 52,
58, 64
VSSQ
Supply
DQ ground: Isolated on the die for improved noise immunity.
F1
49
VREF
Supply
SSTL_2 reference voltage.
–
14, 17, 25, 43,
53
NC
–
No connect for x16: These pins should be left unconnected.
B1, B9, C1,
C9, D1, D9,
E1, E7, E9, F7
4, 7, 10, 13,
14, 16, 17, 20,
25, 43, 53, 54,
57, 60, 63
NC
–
No connect for x8: These pins should be left unconnected.
B1, B9, C1,
C9, D1, D9,
E1, E7, E9, F7,
4, 7, 10, 13,
14, 16, 17, 20,
25, 43, 53, 54,
57, 60, 63
NC
–
No connect for x4: These pins should be left unconnected.
A2, A8, C3,
C7
2, 8, 59, 65
NF
–
No function for x4: These pins should be left unconnected.
F9
19, 50
DNU
–
Do not use: Must float to minimize noise on VREF.
Table 5:
Reserved NC Pin Descriptions
NC pins not listed may also be reserved for other uses; this table defines NC pins of importance
TSOP Numbers
Symbol
Type
Description
17
A13
Input
Address input A13 for 1Gb devices.
Table 4:
Pin and Ball Descriptions (continued)
FBGA
Numbers
TSOP
Numbers
Symbol
Type
Description
相关PDF资料 |
PDF描述 |
|---|---|
| MT46V32M8BG-6AT:G | 32M X 8 DDR DRAM, 0.7 ns, PBGA60 |
| M29F800FB55N3E2 | 512K X 16 FLASH 5V PROM, 55 ns, PDSO48 |
| MC12L1NZGF | ROTARY SWITCH-12POSITIONS, SP12T, LATCHED, 0.25A, 28VDC, PANEL MOUNT-THREADED |
| MD00S1NCQF | ROTARY SWITCH-6POSITIONS, DP6T, LATCHED, 0.25A, 28VDC, THROUGH HOLE-STRAIGHT |
| MD06L1NZGD | ROTARY SWITCH-6POSITIONS, DP6T, LATCHED, 0.25A, 28VDC, PANEL MOUNT-THREADED |
相关代理商/技术参数 |
参数描述 |
|---|
发布紧急采购，3分钟左右您将得到回复。