参数资料
型号: OR4E041BM680-DB
厂商: LATTICE SEMICONDUCTOR CORP
元件分类: FPGA
英文描述: FPGA, 1296 CLBS, 380000 GATES, PBGA680
封装: PLASTIC, FBGA-680
文件页数: 86/151页
文件大小: 2680K
代理商: OR4E041BM680-DB
4
Lattice Semiconductor
Data Sheet
September, 2002
ORCA Series 4 FPGAs
System Features
PCI local bus compliant.
Improved PowerPC
/PowerQUICCMPC860 and
PowerPC II MPC8260 high-speed synchronous
microprocessor interface can be used for congura-
tion, readback, device control, and device status, as
well as for a general-purpose interface to the FPGA
logic, RAMs, and embedded standard cell blocks.
Glueless interface to synchronous PowerPC proces-
sors with user-congurable address space provided.
New embedded AMBA
specication 2.0 AHB sys-
tem bus (ARM
processor) facilitates communica-
tion among the microprocessor interface,
conguration logic, embedded block RAM, FPGA
logic, and embedded standard cell blocks.
New network PLLs meet ITU-T G.811 specications
and provide clock conditioning for DS-1/E-1 and
STS-3/STM-1 applications.
Variable size bused readback of conguration data
capability with the built-in microprocessor interface
and system bus.
Internal, 3-state, bidirectional buses with simple con-
trol provided by the SLIC.
New clock routing structures for global and local
clocking signicantly increases speed and reduces
skew (<200 ps for OR4E04).
New local clock routing structures allow creation of
localized clock trees.
Two new edge clock routing structures allow up to six
high-speed clocks on each edge of the device for
improved setup/hold and clock to out performance.
New double-data rate (DDR) and zero-bus turn-
around (ZBT) memory interfaces support the latest
high-speed memory interfaces.
New 2x/4x uplink and downlink I/O capabilities inter-
face high-speed external I/Os to reduced speed
internal logic.
Meets universal test and operations PHY interface
for ATM (UTOPIA) Levels 1, 2, and 3. Also meets
proposed specications for UTOPIA level 4, POS-
PHY Level 3 (2.5 Gbits/s), and POS-PHY 4 (10
Gbits/s) interface standards for packet-over-SONET
as dened by the Saturn Group.
ORCA Foundry development system software. Sup-
ported by industry-standard CAE tools for design
entry, synthesis, simulation, and timing analysis.
相关PDF资料
PDF描述
OR4E042BA352-DB FPGA, 1296 CLBS, 380000 GATES, PBGA352
OR4E042BM416-DB FPGA, 1296 CLBS, 380000 GATES, PBGA416
OR4E042BM680-DB FPGA, 1296 CLBS, 380000 GATES, PBGA680
OR4E043BA352-DB FPGA, 1296 CLBS, 380000 GATES, PBGA352
OR4E043BM416-DB FPGA, 1296 CLBS, 380000 GATES, PBGA416
相关代理商/技术参数
参数描述
OR4E04-1BM680I 功能描述:FPGA - 现场可编程门阵列 10368 LUT 466 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
OR4E04-2BA352C 功能描述:FPGA - 现场可编程门阵列 10368 LUT 466 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
OR4E04-2BA352I 功能描述:FPGA - 现场可编程门阵列 10368 LUT 466 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
OR4E04-2BM416C 功能描述:FPGA - 现场可编程门阵列 10368 LUT 466 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
OR4E04-2BM416I 功能描述:FPGA - 现场可编程门阵列 10368 LUT 466 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256