- 您现在的位置：买卖IC网 > PDF目录98080 > SII3114CT176 PCI BUS CONTROLLER, PQFP176 PDF资料下载
参数资料
| 型号： | SII3114CT176 |
| 元件分类： | 总线控制器 |
| 英文描述： | PCI BUS CONTROLLER, PQFP176 |
| 封装： | TQFP-176 |
| 文件页数： | 105/127页 |
| 文件大小： | 564K |
| 代理商： | SII3114CT176 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页当前第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页
SiI3114 PCI to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
2007 Silicon Image, Inc.
71
SiI-DS-0103-D
Bit [20]: Cont_dis (R/W)– Setting this bit disables the CONT primitive, i.e., the SiI3114 will always send the
actual primitive instead of a CONT followed by random data.
Bit [19]: VS_Lock_Abort (R/W)– This bit controls the changes to the entries in the Command Protocol
Table upon receiving a VS_Lock command. If this bit is set, all Command Protocol Table will be cleared. If
this bit is not set, the Command Protocol Table will not be cleared in the VS_Lock state.
Bit [18]: fpdmawr (W)– Setting this bit initiates a DMA write transfer
Bit [17]: dmainen(R/W)– This bit enables Read DMA operations for First Party DMA or transparent FIS
operation.
Bit [16]: dmaouten (R/W)– This bit enables Write DMA operations for First Party DMA or transparent FIS
operation.
Bit [15]: Reserved (R/W). This bit is reserved and returns zero on a read. Always write 0 to these bits.
Bit [14]: devdrvn (R/W) – This bit enables the protocol to be solely determined by FISes from the device.
Bit [13]: nienfis_dis (R/W)– If this bit is set, a Control Register FIS will not be sent in response to a change
in nIEN.
Bit [12]: Reserved (W). Always write 0 to these bits.
Bit [11]: ComWake/Clear_BSY (R/W)– When the Serial ATA interface is in PARTIAL or SLUMBER mode,
setting this bit (to 1) asserts ComWake on the Serial ATA bus. When the Serial ATA interface is ON and an
interlocked FIS is received, setting this bit (to 1) clears BSY in the ATA Status.
Bit [10:09]: pm_fiscfg[1:0] (R/W)– Configuration for interpreting FISes with a different Port Multiplier port
number from that specified in SControl.
Bit [08]: pm_locken (R/W)– If set, no SYNC is sent after a DMA Activate FIS, a PIO Setup FIS for PIO Out,
or an interlocked FIS when dmaouten (bit 16) is set.
Bit [07]: regfismode (R/W) – If set, received Register FIS will not be used to update task file if BSY = DRQ
= 0.
Bit [06]: PMCHG (R/W1C)– This bit reports a change in the Power Management mode. This bit
corresponds to the interrupt enabled by bit 26 of SIEN. This bit is cleared by writing a 1.
Bit [05:04]: PMMODE (R)– These bits report the power management mode status: bit 5 corresponds to
Slumber mode; bit 4 to Partial mode. A transition on either of these bits causes a Power Management
mode change interrupt.
Bit [03:02]: Reserved (R). This bit field is reserved and returns zeros on a read.
Bit [01:00]: PMREQ (W) – These bits initiate power management requests: setting bit 1 will send a
Slumber mode request to the device; setting bit 0 will send a Partial mode request to the device.
Serial ATA PHY Configuration
Address Offset: 144H
Access Type: Read/Write
Reset Value: 0x2000_80B0
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
8
7
6
5
4
3
2
1
0
Reserved
B
y
pass
OOB
R
eserved
Tx_Swing_1
Reserved
Tx_Swing_0
Reserved
The PHY Configuration register is auto-initialized from external flash or EEPROM. The bit definitions are as
follows:
Bit[31:22]: Reserved. The values of these bits should not be changed from their defaults otherwise erratic
operation may result
Bit[21]: Bypass OOB sequence. If the bit set to 1, all channel Tx outputs random pattern data.
Bit[20]: Reserved. The value of this bits should not be changed from their defaults otherwise erratic
operation may result
Bit[19]: Tx_Swing_1: This bit, together with Tx_Swing_0, sets the nominal output amplitude for the
Transmitter
相关PDF资料 |
PDF描述 |
|---|---|
| SII3114CTU | PCI BUS CONTROLLER, PQFP176 |
| SII3124ACBHU | PCI BUS CONTROLLER, PBGA364 |
| SII3512ECTU128 | PCI BUS CONTROLLER, PQFP128 |
| SII3531ACNU | PCI BUS CONTROLLER, QCC48 |
| SIO10N268-NU | MULTIFUNCTION PERIPHERAL, PQFP128 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SII3114CTU | 制造商:Silicon Image Inc 功能描述:PCI to Serial ATA Controller 176-Pin TQFP 制造商:SILICON 功能描述: |
| SII3124A | 制造商:SILICONIMAGE 制造商全称:SILICONIMAGE 功能描述:PCI-X to Serial ATA Controller |
| SII3124ACBHU | 制造商:SILICONIMAGE 制造商全称:SILICONIMAGE 功能描述:PCI-X to Serial ATA Controller |
| SII3132 | 制造商:SILICONIMAGE 制造商全称:SILICONIMAGE 功能描述:PCI Express to 2-Port Serial ATA II Host Controller |
| SII3132CNU | 制造商:Silicon Image Inc 功能描述:PCI Express to Serial ATA Controller 88-Pin QFN |
发布紧急采购，3分钟左右您将得到回复。