- 您现在的位置：买卖IC网 > PDF目录98080 > SII3114CT176 PCI BUS CONTROLLER, PQFP176 PDF资料下载
参数资料
| 型号： | SII3114CT176 |
| 元件分类： | 总线控制器 |
| 英文描述： | PCI BUS CONTROLLER, PQFP176 |
| 封装： | TQFP-176 |
| 文件页数： | 86/127页 |
| 文件大小： | 564K |
| 代理商： | SII3114CT176 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页当前第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页
SiI3114 PCI to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
2007 Silicon Image, Inc.
53
SiI-DS-0103-D
PCI Bus Master – Channel X
Address Offset: 00H / 08H / 200H / 208H
Access Type: Read/Write
Reset Value: 0x0000_XX00
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
Reserved
PB
M
Simplex
P
B
M
DMA
Ca
p
1
P
B
M
DMA
Ca
p
0
R
eserved
Chnl
X
DMA
Comp
PBM
Error
P
B
M
Ac
ti
v
e
Watchdog
Chnl
X+
1
DMA
Comp
Software
Reserved
P
B
M
Rd-Wr
R
eserved
Int
Steering
PB
M
Enable
This register defines the PCI bus master register for Channel X in the SiI3114. The register bits are defined below.
Bit [31:24]: Reserved (R). This bit field is reserved and returns zeros on a read.
Bit [23]: PBM Simplex (R) – PCI Bus Master Simplex Only. This read-only bit field is hardwired to zero to
indicate that all channels can operate as PCI bus master at any time.
Bit [22]: PBM DMA Cap 1 (R/W) – PCI Bus Master DMA Capable – Device 1. This bit field has no effect.
The device is always capable of DMA as a PCI bus master.
Bit [21]: PBM DMA Cap 0 (R/W) – PCI Bus Master DMA Capable – Device 0. This bit field has no effect.
The device is always capable of DMA as a PCI bus master.
Bit [20:19]: Reserved (R). This bit field is reserved and returns zeros on a read.
Bit [18]: Channel X DMA Comp (R/W1C) – Channel X DMA Completion Interrupt. During write DMA
operation, this bit set indicates that the Channel X interrupt has been asserted and all data has been
written to system memory. During Read DMA, This bit set indicates that the Channel X interrupt has been
asserted.
This bit must be cleared (Write 1 to Clear) by software when set during DMA operation (PBM Enable, bit 0
is set).
Bit [17]: PBM Error (R/W1C) – PCI Bus Master Error – Channel X. This bit set indicates that a PCI bus
error occurred while the SiI3114 was bus master. Additional information is available in the PCI Status
register in PCI Configuration space.
Bit [16]: PBM Active (R) – PCI Bus Master Active – Channel X. This bit set indicates that the SiI3114 is
currently active in a data transfer as PCI bus master. This bit is cleared by the hardware when all data
transfers have completed or PBM Enable bit is not set.
Bit[15]: Watchdog Timer Status (R) – This bit is an ORed result of bit 12 in the four Channel Task File
Timing + Configuration + Status registers. When set indicates that one or more of the four Channel
Watchdog timers has expired. This bit appears only in the Channel 0 (offset 00H) and Channel 2 (offset
200H) registers; this bit is reserved in the Channel 1 (offset 08H) and Channel 3 (offset 208H) registers.
Bit[14] : Channel X+1 Interrupt Status (R) – This bit is a copy of the Channel X DMA Completion Interrupt
(bit 18) in the PCI Bus Master (this) register for Channel X+1. This bit appears only in the Channel 0 (offset
00H) and Channel 2 (offset 200H) registers; this bit is reserved in the Channel 1 (offset 08H) and Channel 3
(offset 208H) registers.
Bit [13:08]: Software Data (R/W) – System Software Data Storage. This bit field is used for read/write data
storage by the system. The properties of this bit field are detailed below. This bit field appears only in the
Channel 0 (offset 00H) and Channel 2 (offset 200H) registers; this bit field is reserved in the Channel 1
(offset 08H) and Channel 3 (offset 208H) registers.
Table 23. Software Data Byte, Base Address 5, Offset 00H
Bit Location
Default
Description
[13:12]
XXB
Not cleared by any reset
[11:10]
00B
Cleared by PCI reset
[09:08]
XXB
Cleared only by a D0-D3 power state change
Bit [07:04]: Reserved (R). This bit field is reserved and returns zeros on a read.
相关PDF资料 |
PDF描述 |
|---|---|
| SII3114CTU | PCI BUS CONTROLLER, PQFP176 |
| SII3124ACBHU | PCI BUS CONTROLLER, PBGA364 |
| SII3512ECTU128 | PCI BUS CONTROLLER, PQFP128 |
| SII3531ACNU | PCI BUS CONTROLLER, QCC48 |
| SIO10N268-NU | MULTIFUNCTION PERIPHERAL, PQFP128 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SII3114CTU | 制造商:Silicon Image Inc 功能描述:PCI to Serial ATA Controller 176-Pin TQFP 制造商:SILICON 功能描述: |
| SII3124A | 制造商:SILICONIMAGE 制造商全称:SILICONIMAGE 功能描述:PCI-X to Serial ATA Controller |
| SII3124ACBHU | 制造商:SILICONIMAGE 制造商全称:SILICONIMAGE 功能描述:PCI-X to Serial ATA Controller |
| SII3132 | 制造商:SILICONIMAGE 制造商全称:SILICONIMAGE 功能描述:PCI Express to 2-Port Serial ATA II Host Controller |
| SII3132CNU | 制造商:Silicon Image Inc 功能描述:PCI Express to Serial ATA Controller 88-Pin QFN |
发布紧急采购，3分钟左右您将得到回复。