- 您现在的位置：买卖IC网 > PDF目录98080 > SII3114CT176 PCI BUS CONTROLLER, PQFP176 PDF资料下载
参数资料
| 型号： | SII3114CT176 |
| 元件分类： | 总线控制器 |
| 英文描述： | PCI BUS CONTROLLER, PQFP176 |
| 封装： | TQFP-176 |
| 文件页数： | 93/127页 |
| 文件大小： | 564K |
| 代理商： | SII3114CT176 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页当前第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页
SiI3114 PCI to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
SiI-DS-0103-D
60
2007 Silicon Image, Inc.
Bit [28]: Mem Error (R/W1C) – Memory Access Error. This bit set indicates that the EEPROM interface
logic detects three NAKs from the memory device (EEPROM most likely not present.)
Bit [27]: Mem Init Done (R) – Memory Initialization Done. This bit set indicates that the memory
initialization sequence is done. The memory initialization sequence is activated upon the release of reset.
Bit [26]: Mem Init (R) – Memory Initialized. This bit set indicates that the memory was initialized properly (a
correct data sequence was read from the EEPROM.)
Bit [25]: Mem Access Start (R/W) – Memory Access Start. This bit is set to initiate an operation to
EEPROM memory. This bit is cleared when the operation is complete.
Bit [24]: Mem Access Type (R/W) – Memory Access Type. This bit is set to define a read operation from
EEPROM memory. This bit is cleared to define a write operation to EEPROM memory.
Bit [23:08]: Reserved (R). This bit field is reserved and returns zeros on a read.
Bit [07:00]: Memory Address (R/W). This bit field is programmed with the address for an EEPROM
memory read or write access.
EEPROM Memory Data
Address Offset: 5CH
Access Type: Read/Write
Reset Value: 0x0000_00XX
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
Reserved
Memory Data
This register defines the data register for EEPROM memory interface in the SiI3114. The system writes to this
register for a write operation to EEPROM memory, and reads from this register on a read operation from
EEPROM memory. The register bits are defined below.
Bit [31:08]: Reserved (R). This bit field is reserved and returns zeros on a read.
Bit [07:00]: Memory Data (R/W) – EEPROM Memory Data. This bit field is used for EEPROM write data on
a write operation, and returns the EEPROM read data on a read operation.
FIFO Port – Channel X
Address Offset: 60H / 70H / 260H / 270H
Access Type: Read/Write
Reset Value: 0x0000_0000
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
FIFO Port
This register defines the direct access register for the FIFO port of Channel X in the SiI3114. This register is used
for hardware debugging purposes only. The system can read from or write to this register for direct access to the
data FIFO between the PCI bus and Channel X. While DMA is active, reading this register will be terminated with
Target-Abort.
相关PDF资料 |
PDF描述 |
|---|---|
| SII3114CTU | PCI BUS CONTROLLER, PQFP176 |
| SII3124ACBHU | PCI BUS CONTROLLER, PBGA364 |
| SII3512ECTU128 | PCI BUS CONTROLLER, PQFP128 |
| SII3531ACNU | PCI BUS CONTROLLER, QCC48 |
| SIO10N268-NU | MULTIFUNCTION PERIPHERAL, PQFP128 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SII3114CTU | 制造商:Silicon Image Inc 功能描述:PCI to Serial ATA Controller 176-Pin TQFP 制造商:SILICON 功能描述: |
| SII3124A | 制造商:SILICONIMAGE 制造商全称:SILICONIMAGE 功能描述:PCI-X to Serial ATA Controller |
| SII3124ACBHU | 制造商:SILICONIMAGE 制造商全称:SILICONIMAGE 功能描述:PCI-X to Serial ATA Controller |
| SII3132 | 制造商:SILICONIMAGE 制造商全称:SILICONIMAGE 功能描述:PCI Express to 2-Port Serial ATA II Host Controller |
| SII3132CNU | 制造商:Silicon Image Inc 功能描述:PCI Express to Serial ATA Controller 88-Pin QFN |
发布紧急采购，3分钟左右您将得到回复。