- 您现在的位置：买卖IC网 > PDF目录10942 > SPC5634MF1MMG80 (Freescale Semiconductor)IC MCU FLASH 1.5M 94K 208-PBGA PDF资料下载
参数资料
| 型号： | SPC5634MF1MMG80 |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 67/122页 |
| 文件大小： | 0K |
| 描述： | IC MCU FLASH 1.5M 94K 208-PBGA |
| 标准包装： | 90 |
| 系列： | MPC56xx Qorivva |
| 核心处理器： | e200z3 |
| 芯体尺寸： | 32-位 |
| 速度： | 80MHz |
| 连通性： | CAN，EBI/EMI，LIN，SCI，SPI，UART/USART |
| 外围设备： | DMA，POR，PWM，WDT |
| 输入/输出数： | 114 |
| 程序存储器容量： | 1.5MB（1.5M x 8） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 94K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 4.5 V ~ 5.25 V |
| 数据转换器： | A/D 34x12b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 150°C |
| 封装/外壳： | 208-BGA |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页当前第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页
MPC563
4M
Micro
co
n
tro
lle
r
D
at
aSh
ee
t,
Rev
.9
Pin
o
u
ta
n
d
s
ig
n
a
ld
escr
ip
tio
n
Fre
escale
Semico
nductor
49
9 The GPIO functions on GPIO[206] and GPIO[207] can be selected as trigger functions in the SIU for the ADC by making the proper selections in the
SIU_ETISR and SIU_ISEL3 registers in the SIU.
10 Some signals in this section are available only on calibration package.
11 These pins are only available in the 496 CSP/MAPBGA calibration/development package.
12 On the calibration package, the Nexus function on this pin is enabled when the NEXUSCFG pin is high and Nexus is configured to full port mode. On the
176-pin and 208-pin packages, the Nexus function on this pin is enabled permanently. Do not connect the Nexus MDO or MSEO pins directly to a power
supply or ground.
13 In the calibration package, the I/O segment containing this pin is called VDDE12.
14 208-ball BGA package only
15 When configured as Nexus (208-pin package or calibration package with NEXUSCFG=1), and JCOMP is asserted during reset, MDO[0] is driven high until
the crystal oscillator becomes stable, at which time it is then negated.
16 The function of this pin is Nexus when NEXUSCFG is high.
17 High when the pin is configured to Nexus, low otherwise.
18 O/Low for the calibration with NEXUSCFG=0; I/Up otherwise.
19 ALT_ADDR/Low for the calibration package with NEXUSCFG=0; EVTI/Up otherwise.
20 In 176-pin and 208-pin packages, the Nexus function is disabled and the pin/ball has the secondary function
21 This signal is not available in the 176-pin and 208-pin packages.
22 The primary function is not selected via the PA field when the pin is a Nexus signal. Instead, it is activated by the Nexus controller.
23 TDI and TDO are required for JTAG operation.
24 The primary function is not selected via the PA field when the pin is a JTAG signal. Instead, it is activated by the JTAG controller.
25 The function and state of the CAN_A and eSCI_A pins after execution of the BAM program is determined by the BOOTCFG1 pin.
26 Connect an external 10K pull-up resistor to the SCI_A_RX pin to ensure that the pin is driven high during CAN serial boot.
27 For pins AN[0:7], during and just after POR negates, internal pull resistors can be enabled, resulting in as much as 4 mA of current draw. The pull resistors
are disabled when the system clock propagates through the device.
28 ETPUA[24:29] are input and output. The input muxing is controlled by SIU_ISEL8 register.
29 eTPU_A[25] is an output only function.
30 Only the output channels of eTPU[8:9] are connected to pins.
31 The function after reset of the XTAL pin is determined by the value of the signal on the PLLCFG[1] pin. When bypass mode is chosen XTAL has no function
and should be grounded.
32 The function after reset of the EXTAL_EXTCLK pin is determined by the value of the signal on the PLLCFG[1] pin. If the EXTCLK function is chosen, the valid
operating voltage for the pin is 1.62 V to 3.6 V. If the EXTAL function is chosen, the valid operating voltage is 3.3 V.
33 VSSPLL and VSSREG are connected to the same pin.
34 This pin is shared by two pads: VDDA_AN, using pad_vdde_hv, and VDDA_DIG, using pad_vdde_int_hv.
35 This pin is shared by two pads: VSSA_AN, using pad_vsse_hv, and VSSA_DIG, using pad_vsse_int_hv.
36 VDDEH1A, VDDEH1B, and VDDEH1AB are shorted together in all production packages. The separation of the signal names is present to support legacy
naming, however they should be considered as the same signal in this document.
37 LVDS pins will not work at 3.3 V.
38 The VDDEH6 segment may be powered from 3.0 V to 5.0 V for mux address or SSI functions, but must meet the VDDA specifications of 4.5 V to 5.25 V for
analog input function.
相关PDF资料 |
PDF描述 |
|---|---|
| VI-23W-CU-S | CONVERTER MOD DC/DC 5.5V 200W |
| VI-23V-CU-S | CONVERTER MOD DC/DC 5.8V 200W |
| MC9328MXLCVP15 | IC MCU I.MXL 150MHZ 225-MAPBGA |
| SPC5604PEF0MLL6 | IC MCU 32BIT 512KB FLASH 100LQFP |
| S912XDP512J1MAL | IC MCU FLASH 112-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SPC5634MF2MLQ80 | 制造商:Freescale Semiconductor 功能描述:SPC5634MF2MLQ80 - Bulk |
| SPC5634MF2MLQ80R | 制造商:Freescale Semiconductor 功能描述:1.5M FLASH,94K RAM,E200Z335 - Tape and Reel |
| SPC5634MF2MLU80 | 制造商:Freescale Semiconductor 功能描述:QORIVVA 32-BIT MCU, POWER ARCH CORE, 1.5MB FLASH, 80MHZ, -40 - Trays 制造商:Freescale Semiconductor 功能描述:IC MCU 32BIT 1.5MB FLASH 176QFP |
| SPC5634MF2MLU80R | 制造商:Freescale Semiconductor 功能描述:SPC5634MF2MLU80R - Tape and Reel |
| SPC5634MF2MMG80 | 制造商:Freescale Semiconductor 功能描述:QORIVVA 32-BIT MCU, POWER ARCH, 1.5MB FLASH, 80MHZ, -40/+125 - Trays 制造商:Freescale Semiconductor 功能描述:IC MCU 32BIT 1.5MB FLASH 208BGA |
发布紧急采购，3分钟左右您将得到回复。