- 您现在的位置：买卖IC网 > PDF目录98145 > ST7267C8T1/XXX (STMICROELECTRONICS) 16-BIT, MROM, 30 MHz, RISC MICROCONTROLLER, PQFP48 PDF资料下载
参数资料
| 型号： | ST7267C8T1/XXX |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, MROM, 30 MHz, RISC MICROCONTROLLER, PQFP48 |
| 封装： | 7 X 7 MM, LEAD FREE, TQFP-48 |
| 文件页数： | 67/189页 |
| 文件大小： | 1643K |
| 代理商： | ST7267C8T1/XXX |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页当前第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页
ST7267C8 ST7267R8
159/189
MSCI PARALLEL INTERFACE (Cont’d)
REED SOLOMON CONTROL STATUS REGISTER (RCSR)
Read / Write
Reset Value: 0100 0000 0000 0000 (4000h).
Bit 15 = DOFF Decoder Output FIFO Full.
This bit is set by hardware when the decoder out-
put FIFO is full and reset by hardware when MSCI
software reads data from this FIFO through the
RDFDR register.
0: RS Decoder output FIFO not full.
1: RS Decoder output FIFO full.
Bit 14 = DOFE Decoder Output FIFO Empty.
This bit is set by hardware when the 8th word is
read by MSCI software from the decoder output
FIFO through the RDFDR register. It is reset by
hardware when FIFO is full again.
0: RS Decoder output FIFO not empty.
1: RS Decoder output FIFO empty.
Bit 13 = DLWR Decoder Last Word Read.
This bit is set by hardware when the last word is
read from the decoder output FIFO. It is reset by
hardware when a word that is not the last of a 512-
byte packet is read from the decoder output FIFO.
0: RS Decoder last word not read.
1: RS Decoder last word read.
Bit 12 = DRR Decoder Ready to Receive.
This bit is set and reset by hardware. It indicates
whether the decoder is ready to be used or not.
Data must not be sent to the decoder if DRR=0.
refer to Section 17.8 for more information.
0: RS Decoder not ready to receive.
1: RS Decoder ready to receive.
Bit 11 = DEFV Decoder Error Flag Valid.
This bit is set by hardware when the error flag is
valid. This happens a few MSCI cycles after the
decoder received a complete packet. It is reset by
hardware when the first symbol of the next data
packet is received by the decoder.
0: RS Decoder error flag is valid.
1: RS Decoder error flag is not valid.
Bit 10 = DEF Decoder Error Flag.
This bit is set by hardware when an error is detect-
ed in the current data packet. This flag is signifi-
cant only when DEFV bit is set. It is reset by hard-
ware when the first symbol of the next data packet
is received by the decoder.
0: No error detected by RS decoder.
1: Error(s) detected by RS decoder.
Bit 9 = DEOC Decoder End Of Correction.
This bit is set by hardware when the correction al-
gorithm is finished and when all words of the
512byte data packet are read from the decoder
output. It is reset by hardware when the first sym-
bol of the next data packet is received by the de-
coder.
0: RS Decoder correction not finished.
1: RS Decoder correction finished.
Bit 8 = DUE Decoder Uncorrectable Error.
This bit is set by hardware when the decoder de-
tects an error that can not be recovered. This flag
is significant only when DEOC=1 (after full decod-
ing process including the reading of the complete
decoded data packet from the decoder output
FIFO. It is reset by hardware when the first symbol
of the next data packet is received by the decoder.
0: No uncorrectable error detected by RS decoder.
1: Uncorrectable error(s) detected by RS decoder.
Bit [7:5] = DNE[2:0] Decoder Number of Errors.
These bits are set by hardware by the decoder to
give the number of errors detected. This flag is sig-
nificant only when DEOC=1 and if the DUE flag is
not set. It is reset by hardware when the first sym-
bol of the next data packet is received by the de-
coder.
15
8
7
0
DOFF
DOFE DLWR
DRR
DEFV
DEF
DEOC
DUE
DNE[2] DNE[1] DNE[0]
DE
EPR
FD
EE
DIFF
DNE[2]
DNE[1]
DNE[0]
Number of errors
0
00
1
01
0
2
01
1
3
10
0
4
1
0
1
N/A
1
0
N/A
1
N/A
相关PDF资料 |
PDF描述 |
|---|---|
| ST72774S9T1/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP44 |
| ST72E734J6D0 | 8-BIT, UVPROM, 8 MHz, MICROCONTROLLER, CDIP42 |
| ST72T774S9T1 | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP44 |
| ST7294C6B6 | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDIP28 |
| ST72T94C6M6 | 8-BIT, OTPROM, MICROCONTROLLER, PDSO28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST72681/R12 | 制造商:STMicroelectronics 功能描述:CONTROLLER FOR HIGH-PERFORMANCE BUS-POWERED USB 2.0 FLASH DR - Trays |
| ST72681/S13 | 制造商:STMicroelectronics 功能描述:CONTROLLER FOR HIGH-PERFORMANCE - Trays |
| ST7271 | 制造商:Panasonic Industrial Company 功能描述:IC |
| ST7271N5B1-CLF | 制造商:STMicroelectronics 功能描述: |
| ST727X4-EMU2B | 制造商:STMicroelectronics 功能描述:REALTIME EMULATOR BOARD - Bulk |
发布紧急采购，3分钟左右您将得到回复。