- 您现在的位置：买卖IC网 > PDF目录98145 > ST72E85A5G0 (STMICROELECTRONICS) 8-BIT, UVPROM, 4.332 MHz, MICROCONTROLLER, CQFP80 PDF资料下载
参数资料
| 型号： | ST72E85A5G0 |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, UVPROM, 4.332 MHz, MICROCONTROLLER, CQFP80 |
| 封装： | WINDOWED, CERAMIC, QFP- 80 |
| 文件页数： | 58/117页 |
| 文件大小： | 748K |
| 代理商： | ST72E85A5G0 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页当前第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页
45/117
ST7285C
4.4 SERIAL PERIPHERAL INTERFACE
4.4.1 Introduction
The Serial Peripheral Interface (SPI) allows devic-
es to be interconnected using a minimum of wires.
The SPI is synchronous and thus uses a data and
a clock signal; in complex arrays, chip select lines
may also be used. An SPI system may be config-
ured as a Master and one or more Slaves, or as a
system in which devices may be either Masters or
Slaves. Depending on MCU specifications, one or
more SPIs may be present.
4.4.2 Features
– Full duplex, three-wire synchronous transfers
– Master or Slave operation
– 2 MHz (maximum) Master bit frequency
– 4 MHz (maximum) Slave bit frequency
– Four programmable Master bit rates
– Programmable clock polarity and phase
– End of transmission interrupt flag
– Write collision flag protection
– Master mode fault protection capability.
4.4.3 Functional Description
A block diagram of the Serial Peripheral Interface
(SPI) is shown in Figure 27. In a Master configura-
tion, the Master start logic receives an input from
the CPU (in the form of a write to the SPI rate gen-
erator data register) and originates the system
clock (SCK) based on the internal processor
clock. This clock is also used internally to control
the state controller as well as the 8-bit shift regis-
ter.
As a Master device, data is parallel loaded into the
8-bit shift register (from the internal bus) during a
write cycle, and then shifted out serially via the
MOSI pin to the Slave device(s). During a read cy-
cle, data is received serially from a Slave device
via the MISO pin and loaded into to the 8-bit shift
register. When the 8-bit shift register is loaded, its
data is parallel transferred to the read buffer and
then made available to the internal data bus during
a CPU read cycle.
In Slave configuration, the Slave start logic re-
ceives a logic low level (from a Master device) on
the SS pin, and a system clock input (from the
same Master device) on the SCK pin. Thus, the
Slave is synchronized with the Master. Data from
the Master is received serially on the Slave MOSI
pin and is loaded into the 8-bit shift register.
Once the 8-bit shift register is loaded, its data is
parallel transferred to the read buffer and then is
made available to the internal data bus during a
CPU read cycle. During a write cycle, data is par-
allel loaded into the 8-bit shift register from the in-
ternal data bus and then shifted out serially to the
MISO pin for application to the Master device.
Figure 29 illustrates the MOSI, MISO and SCK
Master-Slave interconnections. Note that the Mas-
ter SS pin is tied to a logic high level and the Slave
SS pin to a logic low level.
Three registers are associated with each SPI inter-
face: the Serial Peripheral
Control Register
(SPCR), the Serial Peripheral Status Register
(SPSR), and the Serial Peripheral Data I/O regis-
ter (SPDR). These provide Control, Status, and
Data functions. These registers are described in
detail in the following pages.
相关PDF资料 |
PDF描述 |
|---|---|
| ST72F321J9T7 | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44 |
| ST72F321J7T3 | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44 |
| ST72F321J7T1 | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44 |
| ST72F321J9T5 | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44 |
| ST72F324BJ6B6 | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP42 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST72F260G1B5 | 功能描述:8位微控制器 -MCU Flask 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ST72F260G1M6 | 功能描述:8位微控制器 -MCU Flash 4K SPI/I2C/SCI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ST72F260G1M6/TR | 功能描述:8位微控制器 -MCU 8B MCU FLASH OR ROM MEMORY RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ST72F262G1B5 | 功能描述:8位微控制器 -MCU Flask 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ST72F262G1B6 | 功能描述:8位微控制器 -MCU 8B MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。