- 您现在的位置：买卖IC网 > PDF目录98145 > ST72E85A5G0 (STMICROELECTRONICS) 8-BIT, UVPROM, 4.332 MHz, MICROCONTROLLER, CQFP80 PDF资料下载
参数资料
| 型号： | ST72E85A5G0 |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, UVPROM, 4.332 MHz, MICROCONTROLLER, CQFP80 |
| 封装： | WINDOWED, CERAMIC, QFP- 80 |
| 文件页数： | 65/117页 |
| 文件大小： | 748K |
| 代理商： | ST72E85A5G0 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页当前第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页
51/117
ST7285C
SERIAL PERIPHERAL INTERFACE(Cont’d)
4.4.8 Serial Peripheral Status Register (SPSR)
Address: see Memory Map
—
Read Only
Reset Value: 00h
The status flags which generate a Serial Peripher-
al Interface (SPI) interrupt may be blocked by the
SPIE control bit in the Serial Peripheral Control
Register. The WCOL bit does not cause an inter-
rupt. The Serial Peripheral Status register bits are
defined as follows:
Bit-7 = SPIF Serial Peripheral Data Transfer Flag
The Serial Peripheral Data Transfer Flag bit noti-
fies the user that a data transfer between the de-
vice and an external device has been completed.
With the completion of the data transfer, SPIF is
set, and if SPIE is set, a Serial Peripheral Interrupt
is generated. During the clock cycle SPIF is being
set, a copy of the received data byte in the shift
register is moved to a buffer. When the data regis-
ter is read, it is the buffer that is read. In the event
of an overrun condition, when the Master device
has sent several bytes of data and the Slave de-
vice has not responded to the first SPIF, only the
first byte sent is contained in the receive buffer,
and all other bytes are lost.
Data transfer is initiated by the Master device writ-
ing to its Serial Peripheral Data I/O Register.
Clearing the SPIF bit is accomplished by a soft-
ware sequence which accesses the Serial Periph-
eral Status Register while SPIF is set, followed by
a write or read operation on the Serial Peripheral
Data I/O Register.
In the Master device, while SPIF is set, all writes to
the Serial Peripheral Data I/O Register are inhibit-
ed until the Serial Peripheral Status Register is
read.
In the Slave device, SPIF can be cleared (using a
similar sequence) during a second transmission;
however, it must be cleared before the second
SPIF bit in order to prevent an overrun condition.
The SPIF bit is cleared on Reset.
Bit-6 = WCOL Write Collision status bit
The Write Collision Status bit informs the user that
an attempt was made to write to the Serial Periph-
eral Data I/O Register while a data transfer was
taking place with an external device. The transfer
continues uninterrupted, and therefore a write will
be unsuccessful. A ”read collision” cannot occur,
since the received data byte is placed in a buffer in
which access is always synchronous with the
MCU operation. If a ”write collision” occurs, WCOL
is set but no SPI interrupt is generated. The WCOL
bit is a status flag only.
Clearing the WCOL bit is accomplished by a soft-
ware sequence of accessing the Serial Peripheral
Status Register while WCOL is set, followed by:
1) A read of the Serial Peripheral Data I/O Register
prior to the SPIF bit being set, or
2) A read or write of the Serial Peripheral Data I/O
Register after the SPIF bit is set.
A write to the Serial Peripheral Data I/O Register
(SPDR) prior to the SPIF bit being set, will result in
generation of another WCOL status flag. Both the
SPIF and WCOL bits will be cleared in the same
sequence. If a second transfer has started while
trying to clear the (previously set) SPIF and WCOL
bits with a clearing sequence comprising a write to
the Serial Peripheral Data I/O Register, only the
SPIF bit will be cleared.
A collision of a write to the Serial Peripheral Data
I/O Register while an external data transfer is tak-
ing place can occur both in the Master mode and
the Slave mode, although with proper program-
ming the Master device should have sufficient in-
formation to preclude this collision.
Collision in the Master device is defined as a write
of the Serial Peripheral Data I/O Register while the
internal rate clock (SCK) is in the process of trans-
fer. The signal on the SS pin is always at a logic
high level on the Master device.
Collision in a Slave device is defined in two sepa-
rate modes. A problem arises in a Slave device
when the CPHA control bit is reset. When CPHA is
reset, data is latched on the occurence of the first
clock transition. The Slave device does not have
any way of knowing when that transition will occur;
therefore, the Slave device collision occurs when it
attempts to write the Serial Peripheral Data I/O
Register after its SS pin has been pulled low. If the
CPHA bit is reset, the SS pin on the Slave device
freezes the data in its Serial Peripheral Data I/O
Register and does not allow it to be altered.
The Master device must raise the SS pin of the
Slave device to a logic high level between each
byte it transfers to the Slave device
70
SPIF
WCOL
-
MODF
-
相关PDF资料 |
PDF描述 |
|---|---|
| ST72F321J9T7 | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44 |
| ST72F321J7T3 | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44 |
| ST72F321J7T1 | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44 |
| ST72F321J9T5 | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44 |
| ST72F324BJ6B6 | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDIP42 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST72F260G1B5 | 功能描述:8位微控制器 -MCU Flask 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ST72F260G1M6 | 功能描述:8位微控制器 -MCU Flash 4K SPI/I2C/SCI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ST72F260G1M6/TR | 功能描述:8位微控制器 -MCU 8B MCU FLASH OR ROM MEMORY RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ST72F262G1B5 | 功能描述:8位微控制器 -MCU Flask 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ST72F262G1B6 | 功能描述:8位微控制器 -MCU 8B MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。