- 您现在的位置：买卖IC网 > PDF目录382636 > TMX20F2810PBKAEP (Texas Instruments, Inc.) Digital Signal Processors PDF资料下载
参数资料
| 型号： | TMX20F2810PBKAEP |
| 厂商： | Texas Instruments, Inc. |
| 元件分类： | 数字信号处理 |
| 英文描述： | Digital Signal Processors |
| 中文描述： | 数字信号处理器 |
| 文件页数： | 130/159页 |
| 文件大小： | 2084K |
| 代理商： | TMX20F2810PBKAEP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页当前第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页
Electrical Specifications
129
March 2004 Revised October 2004
SGUS051A
6.27
External Interface Ready-on-Write Timing With One External Wait State
Table 634. External Memory Interface Write Switching Characteristics
(Ready-on-Write, 1 Wait State)
PARAMETER
MIN
MAX
UNIT
td(XCOH-XZCSL)
td(XCOHL-XZCSH)
td(XCOH-XA)
td(XCOHL-XWEL)
td(XCOHL-XWEH)
td(XCOH-XRNWL)
td(XCOHL-XRNWH)
ten(XD)XWEL
td(XWEL-XD)
th(XA)XZCSH
th(XD)XWE
tdis(XD)XRNW
During inactive cycles, the XINTF address bus will always hold the last address put out on the bus. This includes alignment cycles.
TW = trail period, write access (see Table 625)
Delay time, XCLKOUT high to zone chip-select active low
1
ns
Delay time, XCLKOUT high or low to zone chip-select inactive high
2
3
ns
Delay time, XCLKOUT high to address valid
2
ns
Delay time, XCLKOUT high/low to XWE low
2
ns
Delay time, XCLKOUT high/low to XWE high
2
ns
Delay time, XCLKOUT high to XR/W low
1
ns
Delay time, XCLKOUT high/low to XR/W high
2
1
ns
Enable time, data bus driven from XWE low
0
ns
Delay time, data valid after XWE active low
4
ns
Hold time, address valid after zone chip-select inactive high
ns
Hold time, write data valid after XWE inactive high
TW2
ns
Data bus disabled after XR/W inactive high
4
ns
Table 635. Synchronous XREADY Timing Requirements (Ready-on-Write, 1 Wait State)
§
MIN
MAX
UNIT
tsu(XRDYsynchL)XCOHL
th(XRDYsynchL)
te(XRDYsynchH)
tsu(XRDYsynchH)XCOHL
th(XRDYsynchH)XZCSH
§The first XREADY (Synch) sample occurs with respect to E in Figure 633:
E =(XWRLEAD + XWRACTIVE) tc(XTIM)
When first sampled, if XREADY (Synch) is found to be high, then the access will complete. If XREADY (Synch) is found to be low, it will be sampled
again each tc(XTIM) until it is found to be high.
For each sample, setup time from the beginning of the access can be calculated as:
D =(XWRLEAD + XWRACTIVE +n 1) tc(XTIM) tsu(XRDYsynchL)XCOHL
where n is the sample number: n = 1, 2, 3, and so forth.
Setup time, XREADY (Synch) low before XCLKOUT high/low
15
ns
Hold time, XREADY (Synch) low
12
ns
Earliest time XREADY (Synch) can go high before the sampling XCLKOUT edge
3
ns
Setup time, XREADY (Synch) high before XCLKOUT high/low
15
ns
Hold time, XREADY (Synch) held high after zone chip select high
0
ns
Table 636. Asynchronous XREADY Timing Requirements (Ready-on-Write, 1 Wait State)
MIN
MAX
UNIT
tsu(XRDYasynchL)XCOHL
th(XRDYasynchL)
te(XRDYasynchH)
tsu(XRDYasynchH)XCOHL
th(XRDYasynchH)XZCSH
The first XREADY (Synch) sample occurs with respect to E in Figure 634:
E = (XWRLEAD + XWRACTIVE 2) tc(XTIM)
When first sampled, if XREADY (Asynch) is found to be high, then the access will complete. If XREADY (Asynch) is found to be low, it will be
sampled again each tc(XTIM) until it is found to be high.
For each sample, setup time from the beginning of the access can be calculated as:
D = (XWRLEAD + XWRACTIVE 3 + n) tc(XTIM) tsu(XRDYasynchL)XCOHL
where n is the sample number: n = 1, 2, 3, and so forth.
Setup time, XREADY (Asynch) low before XCLKOUT high/low
11
ns
Hold time, XREADY (Asynch) low
8
ns
Earliest time XREADY (Asynch) can go high before the sampling XCLKOUT edge
3
ns
Setup time, XREADY (Asynch) high before XCLKOUT high/low
11
ns
Hold time, XREADY (Asynch) held high after zone chip select high
0
ns
相关PDF资料 |
PDF描述 |
|---|---|
| TMS320LC2404APGA | DSP CONTROLLERS |
| TMP320LC2401APAGA | DSP CONTROLLERS |
| TMP320LC2401APAGS | DSP CONTROLLERS |
| TMP320LC2401APGA | DSP CONTROLLERS |
| TMP320LC2401APGEA | DSP CONTROLLERS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TMX320C14FNL | 制造商:未知厂家 制造商全称:未知厂家 功能描述:16-Bit Digital Signal Processor |
| TMX320C16PGL | 制造商:未知厂家 制造商全称:未知厂家 功能描述:16-Bit Digital Signal Processor |
| TMX320C26FNL | 制造商:未知厂家 制造商全称:未知厂家 功能描述:16-Bit Digital Signal Processor |
| TMX320C2811GHHA | 制造商:TI 制造商全称:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors |
| TMX320C2811GHHQ | 制造商:TI 制造商全称:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors |
发布紧急采购，3分钟左右您将得到回复。