![](http://datasheet.mmic.net.cn/360000/TMS320F2810GHHMEP_datasheet_16673387/TMS320F2810GHHMEP_35.png)
Functional Overview
35
March 2004 Revised October 2004
SGUS051A
3.2.11
Security
The F281x and C281x support high levels of security to protect the user firmware from being reversed
engineered. The security features a 128-bit password (hardcoded for 16 wait states), which the user programs
into the flash. One code security module (CSM) is used to protect the flash/ROM/OTP and the L0/L1 SARAM
blocks. The security feature prevents unauthorized users from examining the memory contents via the JTAG
port, executing code from external memory or trying to boot-load some undesirable software that would export
the secure memory contents. To enable access to the secure blocks, the user must write the correct 128-bit
”KEY” value, which matches the value stored in the password locations within the Flash/ROM.
NOTE:
For code security operation, all addresses between 0x3F7F80 and 0x3F7FF5 cannot be used
as program code or data, but must be programmed to 0x0000 when the Code Security
Passwords are programmed. If security is not a concern, then these addresses may be used
for code or data.
The 128-bit password (at 0x3F 7FF8 0x3F 7FFF) must
not
be programmed to zeros. Doing
so would permanently lock the device.
Code Security Module Disclaimer
The Code Security Module (“CSM”) included on this device was designed to password
protect the data stored in the associated memory (either ROM or Flash) and is warranted
by Texas Instruments (TI), in accordance with its standard terms and conditions, to
conform to TI’s published specifications for the warranty period applicable for this device.
TI DOES NOT, HOWEVER, WARRANT OR REPRESENT THAT THE CSM CANNOT BE
COMPROMISED OR BREACHED OR THAT THE DATA STORED IN THE
ASSOCIATED MEMORY CANNOT BE ACCESSED THROUGH OTHER MEANS.
MOREOVER, EXCEPT AS SET FORTH ABOVE, TI MAKES NO WARRANTIES OR
REPRESENTATIONS CONCERNING THE CSM OR OPERATION OF THIS DEVICE,
INCLUDING ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR
A PARTICULAR PURPOSE.
IN NO EVENT SHALL TI BE LIABLE FOR ANY CONSEQUENTIAL, SPECIAL,
INDIRECT, INCIDENTAL, OR PUNITIVE DAMAGES, HOWEVER CAUSED, ARISING
IN ANY WAY OUT OF YOUR USE OF THE CSM OR THIS DEVICE, WHETHER OR NOT
TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED
DAMAGES INCLUDE, BUT ARE NOT LIMITED TO LOSS OF DATA, LOSS OF
GOODWILL, LOSS OF USE OR INTERRUPTION OF BUSINESS OR OTHER
ECONOMIC LOSS.
3.2.12
Peripheral Interrupt Expansion (PIE) Block
The PIE block serves to multiplex numerous interrupt sources into a smaller set of interrupt inputs. The PIE
block can support up to 96 peripheral interrupts. On the F281x and C281x, 45 of the possible 96 interrupts
are used by peripherals. The 96 interrupts are grouped into blocks of 8 and each group is fed into 1 of 12 CPU
interrupt lines (INT1 to INT12). Each of the 96 interrupts is, supported by its own vector stored in a dedicated
RAM block that can be overwritten by the user. The vector is, automatically fetched by the CPU on servicing
the interrupt. It takes 8 CPU clock cycles to fetch the vector and save critical CPU registers. Hence the CPU
can quickly respond to interrupt events. Prioritization of interrupts is controlled in hardware and software. Each
individual interrupt can be enabled/disabled within the PIE block.