收藏本站
参数资料
型号： TMX20F2810PBKAEP
厂商： Texas Instruments, Inc.
元件分类： 数字信号处理
英文描述： Digital Signal Processors
中文描述： 数字信号处理器
文件页数： 78/159页
文件大小： 2084K
代理商： TMX20F2810PBKAEP
Peripherals
78
March 2004 Revised October 2004
SGUS051A
4.7
Serial Peripheral Interface (SPI) Module
The F281x and C281x devices include the four-pin serial peripheral interface (SPI) module. The SPI is a
high-speed, synchronous serial I/O port that allows a serial bit stream of programmed length (one to sixteen
bits) to be shifted into and out of the device at a programmable bit-transfer rate. Normally, the SPI is used for
communications between the DSP controller and external peripherals or another processor. Typical
applications include external I/O or peripheral expansion through devices such as shift registers, display
drivers, and ADCs. Multidevice communications are supported by the master/slave operation of the SPI.
The SPI module features include:
Four external pins:
SPISOMI: SPI slave-output/master-input pin
SPISIMO: SPI slave-input/master-output pin
SPISTE: SPI slave transmit-enable pin
SPICLK: SPI serial-clock pin
NOTE: All four pins can be used as GPIO, if the SPI module is not used.
Two operational modes: master and slave
Baud rate: 125 different programmable rates
Baud rate =
LSPCLK
(SPIBRR
LSPCLK
4
1) , when BRR
≠
0
when BRR = 0, 1, 2, 3
=
,
Serial port performance is limited by I/O buffer switching speed. Internal prescalers must be adjusted
such that the peripheral speed is less than the I/O buffer speed limit—20 MHz maximum.
Data word length: one to sixteen data bits
Four clocking schemes (controlled by clock polarity and clock phase bits) include:
Falling edge without phase delay: SPICLK active-high. SPI transmits data on the falling edge of the
SPICLK signal and receives data on the rising edge of the SPICLK signal.
Falling edge with phase delay: SPICLK active-high. SPI transmits data one half-cycle ahead of the
falling edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
Rising edge without phase delay: SPICLK inactive-low. SPI transmits data on the rising edge of the
SPICLK signal and receives data on the falling edge of the SPICLK signal.
Rising edge with phase delay: SPICLK inactive-low. SPI transmits data one half-cycle ahead of the
falling edge of the SPICLK signal and receives data on the rising edge of the SPICLK signal.
Simultaneous receive and transmit operation (transmit function can be disabled in software)
Transmitter and receiver operations are accomplished through either interrupt-driven or polled
algorithms.
Nine SPI module control registers: Located in control register frame beginning at address 7040h.
NOTE:
register is accessed, the register data is in the lower byte (70), and the upper byte (158) is read as
zeros. Writing to the upper byte has no effect.
All registers in this module are 16-bit registers that are connected to Peripheral Frame 2. When a
Enhanced feature:
16-level transmit/receive FIFO
Delayed transmit control
相关PDF资料
PDF描述
TMS320LC2404APGA DSP CONTROLLERS
TMP320LC2401APAGA DSP CONTROLLERS
TMP320LC2401APAGS DSP CONTROLLERS
TMP320LC2401APGA DSP CONTROLLERS
TMP320LC2401APGEA DSP CONTROLLERS
相关代理商/技术参数
参数描述
TMX320C14FNL 制造商:未知厂家 制造商全称:未知厂家 功能描述:16-Bit Digital Signal Processor
TMX320C16PGL 制造商:未知厂家 制造商全称:未知厂家 功能描述:16-Bit Digital Signal Processor
TMX320C26FNL 制造商:未知厂家 制造商全称:未知厂家 功能描述:16-Bit Digital Signal Processor
TMX320C2811GHHA 制造商:TI 制造商全称:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors
TMX320C2811GHHQ 制造商:TI 制造商全称:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*