参数资料
型号: WJLXT388LEB2
厂商: CORTINA SYSTEMS INC
元件分类: 数字传输电路
英文描述: DATACOM, PCM TRANSCEIVER, PQFP100
封装: 14 X 14MM, ROHS COMPLIANT, LQFP-100
文件页数: 11/80页
文件大小: 1017K
代理商: WJLXT388LEB2
Dual T1/E1/J1 Transceiver — Intel
LXT388
Datasheet
19
90
91
92
93
94
95
96
97
D0/LOOP0
D1/LOOP1
D2/LOOP2
D3/LOOP3
D4/DLOOP0
D5/DLOOP1
D6/DLOOP2
D7/DLOOP3
DI/O
Loopback Mode Select/Parallel Data bus.
Host Mode:
When a non-multiplexed microprocessor interface is selected, these pins function as a bi-
directional 8-bit data port.
When a multiplexed microprocessor interface is selected, these pins carry both bi-
directional 8-bit data and address inputs A0 -A7.
In serial Mode, D0-7 should be grounded.
Hardware Mode:
In hardware mode, these pins control the operation of transceivers 0, 1 and receivers 2, 3
according to the table below.
During remote loopback mode, data on TPOS and TNEG is ignored and data received on
RTIP and RRING is looped around and retransmitted on TTIP and TRING. Note: in data
recovery mode, the pulse template cannot be guaranteed while in a remote loopback.
In analog local loopback mode, data received on RTIP and RRING is ignored and data
transmitted on TTIP and TRING is internally looped around and routed back to the
receiver inputs.
In digital local loopback mode, data received on TCLK/TPOS/TNEG is digitally looped
back to RCLK/RPOS/RNEG.
Figure 9 through Figure 14 illustrate the different loopback modes.
Note: When these inputs are left open, they stay in a high impedance state. Therefore,
the layout design should not route signals with fast transitions near the LOOP pins. This
practice will minimize capacitive coupling.
99
MUX
DI
Multiplexed/Non-Multiplexed Select.
When Low the parallel host interface operates in non-multiplexed mode. When High the
parallel host interface operates in multiplexed mode. In hardware mode tie this unused
input low.
98
CS/
JASEL
DI
Chip Select/Jitter Attenuator Select.
Host Mode
This active Low input is used to access the serial/parallel interface. For each read or write
operation, CS must transition from High to Low, and remain Low.
Hardware Mode
This input determines the Jitter Attenuator position in the data path.
Table 5.
Pin Assignments and Signal Descriptions - Microprocessor/Configuration
Pin #
LQFP
Symbol
I/O
1
Description
1. DI: Digital Input; DO: Digital Output; DI/O: Digital Bidirectional Port; AI: Analog Input; AO: Analog Output S: Power Supply;
N.C.: Not Connected.
LOOP
DLOOP
Operating Mode
Transceivers 0,1
Operating Mode
Receivers 2, 3
Open
x
Normal Mode
0
x
Remote Loopback
-
1
0
Analog Local Loopback
-
1
Digital Local Loopback
JASEL
JA Position
L
Transmit path
H
Receive path
Z
Disabled
相关PDF资料
PDF描述
WJLXT901ALCA4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT907ALCA4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT901ALCA4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT907ALCA4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT905LC.C2 DATACOM, ETHERNET TRANSCEIVER, PQFP32
相关代理商/技术参数
参数描述
WJLXT6155LE.B5 制造商:Intel 功能描述:SONET/SDH/ATM Transceiver 1TX 1RX 64-Pin LQFP
WJLXT6155LE.B5-866255 功能描述:TXRX SDH/SONET/ATM HS 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:收发器 驱动器/接收器数:1/1 规程:RS422,RS485 电源电压:4.75 V ~ 5.25 V 安装类型:通孔 封装/外壳:8-DIP(0.300",7.62mm) 供应商设备封装:8-PDIP 包装:管件 产品目录页面:1402 (CN2011-ZH PDF)
WJLXT6155LE.B5-866256 制造商:Cortina Systems Inc 功能描述:SONET/SDH/ATM Transceiver 1TX 1RX 64-Pin LQFP T/R
WJLXT901ALC.A4 功能描述:IC 10BASE-T/AUI TXCVR 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
WJLXT901ALC.A4-865823 制造商:Cortina Systems Inc 功能描述:LXT901A UNIVERSAL ETHERNET TRA