- 您现在的位置：买卖IC网 > PDF目录68583 > WJLXT388LEB2 (CORTINA SYSTEMS INC) DATACOM, PCM TRANSCEIVER, PQFP100 PDF资料下载
参数资料
| 型号： | WJLXT388LEB2 |
| 厂商： | CORTINA SYSTEMS INC |
| 元件分类： | 数字传输电路 |
| 英文描述： | DATACOM, PCM TRANSCEIVER, PQFP100 |
| 封装： | 14 X 14MM, ROHS COMPLIANT, LQFP-100 |
| 文件页数： | 15/80页 |
| 文件大小： | 1017K |
| 代理商： | WJLXT388LEB2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
Intel
LXT388 — Dual T1/E1/J1 Transceiver
22
Datasheet
2.2.1
Loss of Signal Detector
The loss of signal detector in the LXT388 uses a dedicated analog and digital loss of signal
detection circuit. It is independent of its internal data slicer comparators and complies to the latest
ITU G.775 and ANSI T1.231 recommendations. Under software control, the detector can be
configured to comply to the ETSI ETS 300 233 specification (LACS Register). In hardware mode,
the LXT388 supports LOS per G.775 for E1 and ANSI T1.231 for T1 operation.
The receiver monitor loads a digital counter at the RCLK frequency. The counter is incremented
each time a zero is received, and reset to zero each time a one (mark) is received. Depending on the
operation mode, a certain number of consecutive zeros sets the LOS signal. The recovered clock is
replaced by MCLK at the RCLK output. When the LOS condition is cleared, the LOS flag is reset
and another transition replaces MCLK with the recovered clock at RCLK. RPOS/RNEG will
reflect the data content at the receiver input during the entire LOS detection period for that channel.
2.2.1.1
E1 Mode
In G.775 mode a loss of signal is detected if the signal is below 200mV (typical) for 32 consecutive
pulse intervals. When the received signal reaches 12.5% ones density (4 marks in a sliding 32-bit
period) with no more than 15 consecutive zeros and the signal level exceeds 250mV (typical), the
LOS flag is reset and another transition replaces MCLK with the recovered clock at RCLK.
In ETSI 300 233 mode, a loss of signal is detected if the signal is below 200mV for 2048
consecutive intervals (1 ms). The LOS condition is cleared and the output pin returns to Low when
the incoming signal has transitions when the signal level is equal or greater than 250mV for more
than 32 consecutive pulse intervals. This mode is activated by setting the LACS register bit to one.
If it is necessary to use AIS with LOS, see errata 10.3 for a way to implement this.
2.2.1.2
T1 Mode
The T1.231 LOS detection criteria is employed. LOS is detected if the signal is below 200mV for
175 contiguous pulse positions. The LOS condition is terminated upon detecting an average pulse
density of 12.5% over a period of 175 contiguous pulse positions starting with the receipt of a
pulse. The incoming signal is considered to have transitions when the signal level is equal or
greater than 250mV.
2.2.1.3
Data Recovery Mode
In data recovery mode the LOS digital timing is derived from a internal self timed circuit. RPOS/
RNEG stay active during loss of signal. The analog LOS detector complies with ITU-G.775
recommendation. The LXT388 monitors the incoming signal amplitude. Any signal below 200mV
for more than 30
μs (typical) will assert the corresponding LOS pin. The LOS condition is cleared
when the signal amplitude rises above 250mV. The LXT388 requires more than 10 and less than
255 bit periods to declare a LOS condition in accordance to ITU G.775.
2.2.2
Alarm Indication Signal (AIS) Detection
The AIS detection is performed by the receiver independent of any loopback mode. This feature is
available in host mode only. Because there is no clock in data recovery mode, AIS detection will
not work in that mode. AIS requires MCLK to have clock applied, since this function depends on
the clock to count the number of ones in an interval.
相关PDF资料 |
PDF描述 |
|---|---|
| WJLXT901ALCA4 | DATACOM, ETHERNET TRANSCEIVER, PQFP64 |
| WJLXT907ALCA4 | DATACOM, ETHERNET TRANSCEIVER, PQFP64 |
| WJLXT901ALCA4 | DATACOM, ETHERNET TRANSCEIVER, PQFP64 |
| WJLXT907ALCA4 | DATACOM, ETHERNET TRANSCEIVER, PQFP64 |
| WJLXT905LC.C2 | DATACOM, ETHERNET TRANSCEIVER, PQFP32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| WJLXT6155LE.B5 | 制造商:Intel 功能描述:SONET/SDH/ATM Transceiver 1TX 1RX 64-Pin LQFP |
| WJLXT6155LE.B5-866255 | 功能描述:TXRX SDH/SONET/ATM HS 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:收发器 驱动器/接收器数:1/1 规程:RS422，RS485 电源电压:4.75 V ~ 5.25 V 安装类型:通孔 封装/外壳:8-DIP（0.300"，7.62mm） 供应商设备封装:8-PDIP 包装:管件 产品目录页面:1402 (CN2011-ZH PDF) |
| WJLXT6155LE.B5-866256 | 制造商:Cortina Systems Inc 功能描述:SONET/SDH/ATM Transceiver 1TX 1RX 64-Pin LQFP T/R |
| WJLXT901ALC.A4 | 功能描述:IC 10BASE-T/AUI TXCVR 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) |
| WJLXT901ALC.A4-865823 | 制造商:Cortina Systems Inc 功能描述:LXT901A UNIVERSAL ETHERNET TRA |
发布紧急采购，3分钟左右您将得到回复。