参数资料
型号: WJLXT388LEB2
厂商: CORTINA SYSTEMS INC
元件分类: 数字传输电路
英文描述: DATACOM, PCM TRANSCEIVER, PQFP100
封装: 14 X 14MM, ROHS COMPLIANT, LQFP-100
文件页数: 16/80页
文件大小: 1017K
代理商: WJLXT388LEB2
Dual T1/E1/J1 Transceiver — Intel
LXT388
Datasheet
23
2.2.2.1
E1 Mode
One detection mode suitable for both ETSI and ITU is available when the LACS register bits are
cleared to zero. If the LACS register bit is set to one, see errata 10.3 to implement this.
ETSI ETS300233 and G.775 detection
The AIS condition is declared when the received data stream contains less than 3 zeros within a
period of 512 bits.
The AIS condition is cleared when 3 or more zeros within 512 bits are detected.
2.2.2.2
T1 Mode
ANSI T1.231 detection is employed.
The AIS condition is declared when less than 9 zeros are detected in any string of 8192 bits. This
corresponds to a 99.9% ones density over a period of 5.3 ms.
The AIS condition is cleared when the received signal contains 9 or more zeros in any string of
8192 bits.
2.2.3
In Service Code Violation Monitoring
In unipolar I/O mode with HDB3/B8ZS decoding, the LXT388 reports bipolar violations on
RNEG/BPV for one RCLK period for every HDB3/B8ZS code violation that is not part of the zero
code substitution rules. In AMI mode, all bipolar violations (two consecutive pulses with the same
polarity) are reported at the BPV output.
2.3
Transmitter
The two low power transmitters of the LXT388 are identical.
Transmit data is clocked serially into the device at TPOS/TNEG in the bipolar mode or at TDATA
in the unipolar mode. The transmit clock (TCLK) supplies the input synchronization. Unipolar I/O
and HDB3/B8ZS/AMI encoding/decoding is selected by pulling TNEG High for more than 16
consecutive TCLK clock cycles. The transmitter samples TPOS/TNEG or TDATA inputs on the
falling edge of TCLK. Refer to the Test Specifications Section for MCLK and TCLK timing
characteristics. If TCLK is not supplied, the transmitter remains powered down and the TTIP/
TRING outputs are held in a High Z state. In addition, fast output tristatability is also available
through the OE pin (all ports) and/or the port’s OEx bit in the Output Enable Register (OER).
Zero suppression is available only in Unipolar Mode. The two zero-suppression types are B8ZS,
used in T1 environments, and HDB3, used in E1 environments. The scheme selected depends on
whether the device is set for T1 or E1 operation (determined by LEN2-0 pulse shaping settings).
The LXT388 also supports AMI line coding/decoding as shown in Figure 4. In Hardware mode,
AMI coding/decoding is selected by the CODEN pin. In host mode, AMI coding/decoding is
selected by bit 4 in the GCR (Global Control Register).
相关PDF资料
PDF描述
WJLXT901ALCA4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT907ALCA4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT901ALCA4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT907ALCA4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT905LC.C2 DATACOM, ETHERNET TRANSCEIVER, PQFP32
相关代理商/技术参数
参数描述
WJLXT6155LE.B5 制造商:Intel 功能描述:SONET/SDH/ATM Transceiver 1TX 1RX 64-Pin LQFP
WJLXT6155LE.B5-866255 功能描述:TXRX SDH/SONET/ATM HS 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:收发器 驱动器/接收器数:1/1 规程:RS422,RS485 电源电压:4.75 V ~ 5.25 V 安装类型:通孔 封装/外壳:8-DIP(0.300",7.62mm) 供应商设备封装:8-PDIP 包装:管件 产品目录页面:1402 (CN2011-ZH PDF)
WJLXT6155LE.B5-866256 制造商:Cortina Systems Inc 功能描述:SONET/SDH/ATM Transceiver 1TX 1RX 64-Pin LQFP T/R
WJLXT901ALC.A4 功能描述:IC 10BASE-T/AUI TXCVR 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
WJLXT901ALC.A4-865823 制造商:Cortina Systems Inc 功能描述:LXT901A UNIVERSAL ETHERNET TRA