参数资料
型号: WJLXT388LEB2
厂商: CORTINA SYSTEMS INC
元件分类: 数字传输电路
英文描述: DATACOM, PCM TRANSCEIVER, PQFP100
封装: 14 X 14MM, ROHS COMPLIANT, LQFP-100
文件页数: 8/80页
文件大小: 1017K
代理商: WJLXT388LEB2
Intel
LXT388 — Dual T1/E1/J1 Transceiver
16
Datasheet
Table 5.
Pin Assignments and Signal Descriptions - Microprocessor/Configuration
Pin #
LQFP
Symbol
I/O
1
Description
1
MOT/INTL/
CODEN
DI
Motorola/Intel/Codec Enable Select.
Host Mode:
When Low, the host interface is configured for Motorola microcontrollers. When High, the
host interface is configured for Intel microcontrollers.
Hardware Mode:
This pin determines the line encode/decode selection when in unipolar mode:
When Low, B8ZS/HDB3 encoders/decoders are enabled for T1/E1 respectively. When
High, enables AMI encoder/decoder (transparent mode).
2
R / W/
RD/
LEN1
DI
Read/Write (Motorola Mode).
Read Enable (Intel mode).
Line Length Equalizer (Hardware Mode).
Host Mode
This pin functions as the read/write signal in Motorola mode and as the Read Enable in
Intel mode.
Hardware Mode
This pin determines the shape and amplitude of the transmit pulse. Refer to Table 6.
3
DS/
WR/
SDI/
LEN0
DI
Data Strobe (Motorola Mode).
Write Enable (Intel mode).
Serial Data Input (Serial Mode).
Line Length Equalizer (Hardware Mode).
Host Mode
This pin acts as data strobe in Motorola mode and as Write Enable in Intel mode. In serial
mode this pin is used as Serial Data Input.
Hardware Mode
This pin determines the shape and amplitude of the transmit pulse. Refer to Table 6.
79
MODE
DI
Mode Select. This pin is used to select the operating mode of the LXT386. In Hardware
Mode, the parallel processor interface is disabled and hardwired pins are used to control
configuration and report status.
In Parallel Host Mode, the parallel port interface pins are used to control configuration and
report status.
In Serial Host Mode the serial interface pins: SDI, SDO, SCLK and CS are used
For Serial Host Mode, the pin should connected to a resistive divider consisting of two 10
k
Ω resistors across VCC and Ground.
80
INT
DO
Interrupt. This active Low, maskable, open drain output requires an external 10k pull up
resistor. If the corresponding interrupt enable bit is enabled, INT goes Low to flag the host
when the LXT388 changes state (see details in the interrupt handling section). The
microprocessor INT input should be set to level triggering.
1. DI: Digital Input; DO: Digital Output; DI/O: Digital Bidirectional Port; AI: Analog Input; AO: Analog Output S: Power Supply;
N.C.: Not Connected.
MODE
Operating Mode
L
Hardware Mode
H
Parallel Host Mode
Vcc/2
Serial Host Mode
相关PDF资料
PDF描述
WJLXT901ALCA4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT907ALCA4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT901ALCA4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT907ALCA4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT905LC.C2 DATACOM, ETHERNET TRANSCEIVER, PQFP32
相关代理商/技术参数
参数描述
WJLXT6155LE.B5 制造商:Intel 功能描述:SONET/SDH/ATM Transceiver 1TX 1RX 64-Pin LQFP
WJLXT6155LE.B5-866255 功能描述:TXRX SDH/SONET/ATM HS 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:收发器 驱动器/接收器数:1/1 规程:RS422,RS485 电源电压:4.75 V ~ 5.25 V 安装类型:通孔 封装/外壳:8-DIP(0.300",7.62mm) 供应商设备封装:8-PDIP 包装:管件 产品目录页面:1402 (CN2011-ZH PDF)
WJLXT6155LE.B5-866256 制造商:Cortina Systems Inc 功能描述:SONET/SDH/ATM Transceiver 1TX 1RX 64-Pin LQFP T/R
WJLXT901ALC.A4 功能描述:IC 10BASE-T/AUI TXCVR 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
WJLXT901ALC.A4-865823 制造商:Cortina Systems Inc 功能描述:LXT901A UNIVERSAL ETHERNET TRA