参数资料
| 型号： | XRT91L80IB |
| 厂商： | Exar Corporation |
| 文件页数： | 19/46页 |
| 文件大小： | 0K |
| 描述： | IC TXRX SONET/SDH 4BIT 196STBGA |
| 产品变化通告： | XRT91L80IB Obsolescence 6/Sept/2010 |
| 标准包装： | 126 |
| 类型： | 收发器 |
| 规程： | SONET/SDH |
| 电源电压： | 3.3V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 196-LFBGA |
| 供应商设备封装： | 196-STBGA（12x12） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页
XRT91L80
xr
2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER
REV. 1.0.0
18
3.0
TRANSMIT SECTION
The transmit section of the XRT91L80 accepts 4-bit parallel LVDS data and converts it to serial CML data
output intented to interface to an optical module. It consists of a 4-bit parallel LVDS interface, a 4x9 FIFO,
Parallel-to-Serial Converter, a clock multiplier unit (CMU), a Current Mode Logic (CML) differential line driver,
and Loop Timing modes. The CML serial data output rate is 2.488/2.666 Gbps for STS-48/STM-16
applications. The high frequency serial clock is synthesized by a PLL, which uses a low frequency clock as its
input reference. In order to synchronize the data transfer process, the synthesized 2.488/2.666 GHz serial
clock output is divided by four and the 622.08/666.51 MHz clock is presented to the upstream device to be
used as its timing source.
3.1
Transmit Parallel Input Interface
The parallel data from an upstream device is presented to the XRT91L80 through a 4-bit LVDS parallel bus
interface TXDI[3:0]P/N. The data is latched into a parallel input register on the rising edge of TXPCLKIP/N. If
the SONET Framer/ASIC is synchronized to the same timing source as the XRT91L80, the transmit data and
clock input can directly interface to the STS-48/STM-16 transceiver. However, if the SONET Framer/ASIC is
synchronized to a separate crystal, the XRT91L80 has two clock output references that can be used to
synchronize the SONET Framer/ASIC. TXPCLKOP/N is a 622.08/666.51 MHz LVDS clock output source that
is derived from the CMU synthesized high-speed clock. TXCLKO16P/N is a 155.52/166.63 MHz LVDS
auxiliary clock output source that is also derived from the CMU synthesized high-speed clock. Either of these
two clock output sources can be used to synchronize the SONET Framer/ASIC to the XRT91L80. If the
auxiliary clock source is not used, it can be disabled by pulling TXCLKO16DIS "High". A simplified block
diagram of the parallel interface is shown in Figure 9.
FIGURE 9. TRANSMIT PARALLEL INPUT INTERFACE BLOCK
SONET Framer/ASIC
TXDI0P/N
TXDI1P/N
TXDI3P/N
TXDI2P/N
TXPCLKIP/N
TXPCLKOP/N
TXCLKO16P/N
TXCLKO16DISP/N
XRT91L80
STS-48/STM-16
Transceiver
相关PDF资料 |
PDF描述 |
|---|---|
| V24B48M150BG2 | CONVERTER MOD DC/DC 48V 150W |
| VI-J52-MX-F1 | CONVERTER MOD DC/DC 15V 75W |
| V24B48M150BF2 | CONVERTER MOD DC/DC 48V 150W |
| VI-J51-MX-F4 | CONVERTER MOD DC/DC 12V 75W |
| V24B36M150BL | CONVERTER MOD DC/DC 36V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRT91L80IB-F | 功能描述:总线收发器 Transceiver RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
| XRT91L81 | 制造商:EXAR 制造商全称:EXAR 功能描述:2.488/2.666GBPS OC-48/STM-16 SONET/SDH TRANSCEIVER |
| XRT91L81IB | 制造商:EXAR 制造商全称:EXAR 功能描述:2.488/2.666GBPS OC-48/STM-16 SONET/SDH TRANSCEIVER |
| XRT91L82 | 制造商:EXAR 制造商全称:EXAR 功能描述:2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER |
| XRT91L82ES | 功能描述:总线收发器 Transceiver RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。