收藏本站
参数资料
型号： XRT91L80IB
厂商： Exar Corporation
文件页数： 34/46页
文件大小： 0K
描述： IC TXRX SONET/SDH 4BIT 196STBGA
产品变化通告： XRT91L80IB Obsolescence 6/Sept/2010
标准包装： 126
类型： 收发器
规程： SONET/SDH
电源电压： 3.3V
安装类型： 表面贴装
封装/外壳： 196-LFBGA
供应商设备封装： 196-STBGA（12x12）
包装： 托盘
XRT91L80
xr
2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER
REV. 1.0.0
I
TABLE OF CONTENTS
GENERAL DESCRIPTION .................................................................................................1
APPLICATIONS ...........................................................................................................................................1
FIGURE 1. BLOCK DIAGRAM OF XRT91L80 ...................................................................................................................................... 1
FEATURES
......................................................................................................................................................2
PRODUCT ORDERING INFORMATION ..................................................................................................2
FIGURE 2. 196 BGA PINOUT OF THE XRT91L80 (TOP VIEW).......................................................................................................... 3
TABLE OF CONTENTS ............................................................................................................ I
PIN DESCRIPTIONS ..........................................................................................................4
SERIAL MICROPROCESSOR INTERFACE............................................................................................................4
HARDWARE COMMON CONTROL ......................................................................................................................5
TRANSMITTER SECTION ..................................................................................................................................6
RECEIVER SECTION
.........................................................................................................................................9
POWER AND GROUND ..................................................................................................................................10
NO CONNECTS.............................................................................................................................................11
JTAG ..........................................................................................................................................................12
1.0 FUNCTIONAL DESCRIPTION .............................................................................................................13
1.1 HARDWARE MODE VS. HOST MODE .......................................................................................................... 13
1.2 CLOCK INPUT REFERENCE ......................................................................................................................... 13
TABLE 1: REFERENCE FREQUENCY OPTIONS (NON-FEC AND FEC MODE)...................................................................................... 13
1.3 FORWARD ERROR CORRECTION (FEC) .................................................................................................... 13
FIGURE 3. SIMPLIFIED BLOCK DIAGRAM OF FORWARD ERROR CORRECTION .................................................................................... 13
2.0 RECEIVE SECTION .............................................................................................................................14
2.1 RECEIVE SERIAL INPUT ............................................................................................................................... 14
FIGURE 4. RECEIVE SERIAL INPUT INTERFACE BLOCK ..................................................................................................................... 14
TABLE 2: DIFFERENTIAL CML INPUT SWING PARAMETERS .............................................................................................................. 14
2.2 RECEIVE CLOCK AND DATA RECOVERY .................................................................................................. 15
TABLE 3: CLOCK AND DATA RECOVERY UNIT PERFORMANCE .......................................................................................................... 15
2.3 EXTERNAL SIGNAL DETECTION ................................................................................................................. 15
TABLE 4: LOSD DECLARATION POLARITY SETTING ......................................................................................................................... 16
2.4 RECEIVE SERIAL INPUT TO PARALLEL OUTPUT (SIPO) ......................................................................... 16
FIGURE 5. SIMPLIFIED BLOCK DIAGRAM OF SIPO ........................................................................................................................... 16
2.5 RECEIVE PARALLEL OUTPUT INTERFACE ............................................................................................... 16
FIGURE 6. RECEIVE PARALLEL OUTPUT INTERFACE BLOCK ............................................................................................................. 16
2.6 RECEIVE PARALLEL INTERFACE LVDS OPERATION .............................................................................. 17
FIGURE 7. LVDS EXTERNAL BIASING RESISTORS............................................................................................................................. 17
2.7 PARALLEL RECEIVE DATA OUTPUT MUTE UPON LOSD ........................................................................ 17
2.8 PARALLEL RECEIVE DATA OUTPUT DISABLE ......................................................................................... 17
2.9 RECEIVE PARALLEL DATA OUTPUT TIMING ............................................................................................ 17
FIGURE 8. RECEIVE PARALLEL OUTPUT TIMING .............................................................................................................................. 17
TABLE 5: RECEIVE PARALLEL DATA AND CLOCK OUTPUT TIMING SPECIFICATIONS ........................................................................... 17
3.0 TRANSMIT SECTION ..........................................................................................................................18
3.1 TRANSMIT PARALLEL INPUT INTERFACE ................................................................................................. 18
FIGURE 9. TRANSMIT PARALLEL INPUT INTERFACE BLOCK............................................................................................................... 18
3.2 TRANSMIT PARALLEL DATA INPUT TIMING .............................................................................................. 19
FIGURE 10. TRANSMIT PARALLEL INPUT TIMING .............................................................................................................................. 19
TABLE 6: TRANSMIT PARALLEL DATA AND CLOCK INPUT TIMING SPECIFICATION............................................................................... 19
TABLE 7: TRANSMIT PARALLEL CLOCK OUTPUT TIMING SPECIFICATION ........................................................................................... 19
3.3 TRANSMIT FIFO ............................................................................................................................................. 19
FIGURE 11. TRANSMIT FIFO AND SYSTEM INTERFACE .................................................................................................................... 20
3.4 FIFO CALIBRATION UPON POWER UP ....................................................................................................... 20
3.5 TRANSMIT PARALLEL INPUT TO SERIAL OUTPUT (PISO) ...................................................................... 20
FIGURE 12. SIMPLIFIED BLOCK DIAGRAM OF PISO ......................................................................................................................... 20
3.6 CLOCK MULTIPLIER UNIT (CMU) AND RE-TIMER ..................................................................................... 21
TABLE 8: CLOCK MULTIPLIER UNIT PERFORMANCE ......................................................................................................................... 21
3.7 LOOP TIMING AND CLOCK CONTROL ........................................................................................................ 21
TABLE 9: LOOP TIMING AND REFERENCE DE-JITTER CONFIGURATIONS .............................................................................................. 22
FIGURE 13. LOOP TIMING MODE USING AN EXTERNAL CLEANUP VCXO.......................................................................................... 22
3.8 EXTERNAL LOOP FILTER ............................................................................................................................. 23
相关PDF资料
PDF描述
V24B48M150BG2 CONVERTER MOD DC/DC 48V 150W
VI-J52-MX-F1 CONVERTER MOD DC/DC 15V 75W
V24B48M150BF2 CONVERTER MOD DC/DC 48V 150W
VI-J51-MX-F4 CONVERTER MOD DC/DC 12V 75W
V24B36M150BL CONVERTER MOD DC/DC 36V 150W
相关代理商/技术参数
参数描述
XRT91L80IB-F 功能描述:总线收发器 Transceiver RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel
XRT91L81 制造商:EXAR 制造商全称:EXAR 功能描述:2.488/2.666GBPS OC-48/STM-16 SONET/SDH TRANSCEIVER
XRT91L81IB 制造商:EXAR 制造商全称:EXAR 功能描述:2.488/2.666GBPS OC-48/STM-16 SONET/SDH TRANSCEIVER
XRT91L82 制造商:EXAR 制造商全称:EXAR 功能描述:2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER
XRT91L82ES 功能描述:总线收发器 Transceiver RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*