参数资料
| 型号： | XRT91L80IB |
| 厂商： | Exar Corporation |
| 文件页数： | 22/46页 |
| 文件大小： | 0K |
| 描述： | IC TXRX SONET/SDH 4BIT 196STBGA |
| 产品变化通告： | XRT91L80IB Obsolescence 6/Sept/2010 |
| 标准包装： | 126 |
| 类型： | 收发器 |
| 规程： | SONET/SDH |
| 电源电压： | 3.3V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 196-LFBGA |
| 供应商设备封装： | 196-STBGA（12x12） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页
xr
XRT91L80
REV. 1.0.0
2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER
21
3.6
Clock Multiplier Unit (CMU) and Re-Timer
The high-speed serial clock synthesized by the CMU is divided by 4, and is presented to the upstream device
as TXPCLKOP/N clock . The upstream device should use TXPCLKOP/N as its timing source. The upstream
device then generates the TXPCLKIP/N clock that is phase aligned with the transmit data and provides it to the
parallel interface of the transmitter. The data must meet setup and hold times with respect to TXPCLKIP/N.
The XRT91L80 will latch TXDI[3:0]P/N on the rising edge of TXPCLKIP/N. The clock synthesizer uses a PLL
to lock to the differential input reference clock REFCLKP/N. It will then use this reference clock to generate the
2.488/2.666 GHz STS-48/STM-16 serial clock and in addition feed this high-speed synthesized clock to the
PISO. The Retimer will then align the transmit serial data from the PISO with this 2.488/2.666 GHz synthesized
clock to generate the output TXOP/N. REFCLKP/N input can accept a clock from a differential LVPECL crystal
oscillator that has a frequency accuracy better than 20ppm in order for the high-speed transmit serial clock
frequency to have the accuracy required for SONET systems. Table 8 specifies the Clock Multiplier Unit
performance characteristics.
The CMU can also be driven by an optional external VCXO for loop timed or local reference de-jitter
applications. VCXO_INP/N can be connected to the output of a VCXO that can be configured to clean up the
recovered received clock coming from CP_OUT in loop timing mode before being applied to the input of the
transmit CMU as a reference clock. In addition, the internal phase/frequency detector and charge pump,
combined with an external VCXO can alternately be used as a jitter attenuator to de-jitter a noisy system
reference clock such as REFCLKP/N prior to it being used to time the CMU. The following Section 3.7, “Loop
Timing and Clock Control,” on page 21 illustrate the use of this method.
TABLE 8: CLOCK MULTIPLIER UNIT PERFORMANCE
Jitter specification is defined using a 12kHz to 20MHz appropriate SONET/SDH filter.
1Required to meet SONET output frequency stability requirements.
3.7
Loop Timing and Clock Control
Two types of loop timing are possible in the XRT91L80.
In the regular loop timing mode (without an external VCXO), loop timing is controlled by the LOOPTM_NOJA
pin. This mode is selected by asserting the LOOPTM_NOJA signal to a "High" level. When the loop timing
mode is activated, the external local reference clock to the input of the CMU is replaced with the 1/16th or the
1/32nd of the high-speed recovered receive clock coming from the CDR. Under this condition both the transmit
and receive sections are synchronized to the recovered receive clock. The normal looptime mode directly locks
the CMU to the recovered receive clock with no external de-jittering.
Loop timing performance can be further improved using an external VCXO-based PLL to clean up the jitter of
the recovered receive clock. In this case the VCXO_SEL pin should be set "High." By doing so, the CMU
receives its reference clock signal from an external VCXO connected to the VCXO_INP/N inputs. The
LOOPTM_JA pin must also be set "High" in order to select the recovered receive clock as the reference source
for the de-jitter PLL. In this state, the VCXO will be phase locked to the recovered receive clock through a
narrowband loop filter. The use of the on-chip phase/frequency detector with charge pump and an external
VCXO to remove the transmit jitter due to jitter in the recovered clock is shown in Figure 13.
NAME
PARAMETER
MIN
TYP
MAX
UNITS
REFDUTY
Reference clock duty cycle
45
55
%
REFTOL
Reference clock frequency tolerance1
-20
+20
ppm
REFSTS48
Reference clock jitter limits from 12 KHz to 20 MHz
-61
dBC
OCLKJIT
Clock output jitter generation with 77.76 MHz reference clock
3.1
4.0
mUIrms
OCLKJIT
Clock output jitter generation with 155.52 MHz reference clock
2.5
3.0
mUIrms
OCLKFREQ
Frequency output
2.488
2.667
GHz
OCLKDUTY
Clock output duty cycle
45
58
%
相关PDF资料 |
PDF描述 |
|---|---|
| V24B48M150BG2 | CONVERTER MOD DC/DC 48V 150W |
| VI-J52-MX-F1 | CONVERTER MOD DC/DC 15V 75W |
| V24B48M150BF2 | CONVERTER MOD DC/DC 48V 150W |
| VI-J51-MX-F4 | CONVERTER MOD DC/DC 12V 75W |
| V24B36M150BL | CONVERTER MOD DC/DC 36V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRT91L80IB-F | 功能描述:总线收发器 Transceiver RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
| XRT91L81 | 制造商:EXAR 制造商全称:EXAR 功能描述:2.488/2.666GBPS OC-48/STM-16 SONET/SDH TRANSCEIVER |
| XRT91L81IB | 制造商:EXAR 制造商全称:EXAR 功能描述:2.488/2.666GBPS OC-48/STM-16 SONET/SDH TRANSCEIVER |
| XRT91L82 | 制造商:EXAR 制造商全称:EXAR 功能描述:2.488/2.666 GBPS STS-48/STM-16 SONET/SDH TRANSCEIVER |
| XRT91L82ES | 功能描述:总线收发器 Transceiver RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。