参数资料
型号: YF80532KC0412M
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 2000 MHz, MICROPROCESSOR, CPGA603
封装: MICRO, PGA-603
文件页数: 27/129页
文件大小: 1528K
代理商: YF80532KC0412M
122
Datasheet
LINT[1:0]
I
LINT[1:0] (Local APIC Interrupt) must connect the appropriate pins of all system
bus agents. When the APIC functionality is disabled, the LINT0 signal becomes
INTR, a maskable interrupt request signal, and LINT1 becomes NMI, a
nonmaskable interrupt. INTR and NMI are backward compatible with the signals of
those names on the Pentium processor. Both signals are asynchronous.
Both of these signals must be software configured via BIOS programming of the
APIC register space to be used either as NMI/INTR or LINT[1:0]. Because the APIC
is enabled by default after Reset, operation of these pins as LINT[1:0] is the default
configuration.
LOCK#
I/O
LOCK# indicates to the system that a transaction must occur atomically. This signal
must connect the appropriate pins of all processor system bus agents. For a locked
sequence of transactions, LOCK# is asserted from the beginning of the first
transaction to the end of the last transaction.
When the priority agent asserts BPRI# to arbitrate for ownership of the processor
system bus, it will wait until it observes LOCK# deasserted. This enables symmetric
agents to retain ownership of the processor system bus throughout the bus locked
operation and ensure the atomicity of lock.
MCERR#
I/O
MCERR# (Machine Check Error) is asserted to indicate an unrecoverable error
without a bus protocol violation. It may be driven by all processor system bus
agents.
MCERR# assertion conditions are configurable at a system level. Assertion options
are defined by the following options:
Enabled or disabled.
Asserted, if configured, for internal errors along with IERR#.
Asserted, if configured, by the request initiator of a bus transaction after it
observes an error.
Asserted by any bus agent when it observes an error in a bus transaction.
For more details regarding machine check architecture, refer to the IA-32 Software
Developer’s Manual, Volume 3: System Programming Guide
.
Since multiple agents may drive this signal at the same time, MCERR# is a wire-OR
signal which must connect the appropriate pins of all processor system bus agents.
In order to avoid wire-OR glitches associated with simultaneous edge transitions
driven by multiple drivers, MCERR# is activated on specific clock edges and
sampled on specific clock edges.
ODTEN
I
ODTEN (On-die termination enable) should be connected to VCC to enable on-die
termination for end bus agents. For middle bus agents, pull this signal down via a
resistor to ground to disable on-die termination. Whenever ODTEN is high, on-die
termination will be active, regardless of other states of the bus.
PROCHOT#
O
The assertion of PROCHOT# (processor hot) indicates that the processor die
temperature has reached its thermal limit. See Section 6.3 for more details.
These signals do not have on-die termination and must be terminated at the end
agent. See the appropriate platform design guideline for additional information.
Table 52. Signal Definitions (Sheet 6 of 10)
Name
Type
Description
相关PDF资料
PDF描述
YF80532KC0371M 1900 MHz, MICROPROCESSOR, CPGA603
YG101-IC1 SINGLE COLOR LED, YELLOW GREEN, 1.2 mm
YG104-IC1 SINGLE COLOR LED, YELLOW GREEN, 1.2 mm
YG104-ICH SINGLE COLOR LED, YELLOW GREEN, 1.2 mm
YG201 SINGLE COLOR LED, YELLOW GREEN, 2 mm
相关代理商/技术参数
参数描述
YFA014C049ZA 制造商:Panasonic Industrial Company 功能描述:CHASSIS
YFA054C022ZA 制造商:Panasonic Industrial Company 功能描述:COVER
YFAW025 制造商:YEONHO 制造商全称:YEONHO ELECTRONICS 功能描述:Pin Header : 2.5mm PITCH
YFAW025-02 制造商:YEONHO 制造商全称:YEONHO ELECTRONICS 功能描述:Pin Header : 2.5mm PITCH
YFAW025-03 制造商:YEONHO 制造商全称:YEONHO ELECTRONICS 功能描述:Pin Header : 2.5mm PITCH