参数资料
型号: YF80532KC0412M
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 2000 MHz, MICROPROCESSOR, CPGA603
封装: MICRO, PGA-603
文件页数: 38/129页
文件大小: 1528K
代理商: YF80532KC0412M
16
Datasheet
Electrical Specifications
2.3
Decoupling Guidelines
Due to its large number of transistors and high internal clock speeds, the Intel Xeon processor MP
on the 0.13 micron process processor is capable of generating large average current swings
between low and full power states. This may cause voltages on power planes to sag below their
minimum values if bulk decoupling is not adequate. Larger bulk storage (CBULK), such as
electrolytic capacitors, supply current during longer lasting changes in current demand by the
component, such as coming out of an idle condition. Similarly, they act as a storage well for current
when entering an idle condition from a running condition. Care must be taken in the baseboard
design to ensure that the voltage provided to the processor remains within the specifications listed
in Table 7. Failure to do so can result in timing violations or reduced lifetime of the component. For
further information and guidelines, refer to the appropriate platform design guidelines.
2.3.1
V
CC Decoupling
Regulator solutions need to provide bulk capacitance with a low Effective Series Resistance (ESR)
and the baseboard designer must assure a low interconnect resistance from the regulator (or VRM
pins) to the 603-pin socket. Bulk decoupling may be provided on the voltage regulation module
(VRM) to meet, in part, the need to handle large current swings. The remaining decoupling is
provided on the baseboard. The power delivery path must be capable of delivering enough current
while maintaining the required tolerances (defined in Table 7). For further information regarding
power delivery, decoupling, and layout guidelines, refer to the appropriate platform design
guidelines.
2.3.2
System Bus AGTL+ Decoupling
The Intel Xeon processor MP on the 0.13 micron process integrates signal termination on the die as
well as part of the required high frequency decoupling capacitance on the processor package.
However, additional high frequency capacitance must be added to the baseboard to properly
decouple the return currents from the system bus. Bulk decoupling must also be provided by the
baseboard for proper AGTL+ bus operation. Decoupling guidelines are described in the appropriate
platform design guidelines.
2.4
System Bus Clock (BCLK[1:0]) and Processor
Clocking
BCLK[1:0] directly controls the system bus interface speed as well as the core frequency of the
processor. As in previous generation processors, the Intel Xeon processor MP on the 0.13 micron
process processor core frequency is a multiple of the BCLK[1:0] frequency. The Intel Xeon
processor MP on the 0.13 micron process processor bus ratio multiplier will be set during
manufacturing. The default setting will equal the maximum speed for the processor. It will be
possible to override this setting using software. This will permit operation at speeds lower than the
processor’s tested frequency.
The BCLK[1:0] inputs directly control the operating speed of the system bus interface. The
processor core frequency is configured during Reset by using values stored internally during
manufacturing. The stored value sets the highest bus fraction at which the particular processor can
相关PDF资料
PDF描述
YF80532KC0371M 1900 MHz, MICROPROCESSOR, CPGA603
YG101-IC1 SINGLE COLOR LED, YELLOW GREEN, 1.2 mm
YG104-IC1 SINGLE COLOR LED, YELLOW GREEN, 1.2 mm
YG104-ICH SINGLE COLOR LED, YELLOW GREEN, 1.2 mm
YG201 SINGLE COLOR LED, YELLOW GREEN, 2 mm
相关代理商/技术参数
参数描述
YFA014C049ZA 制造商:Panasonic Industrial Company 功能描述:CHASSIS
YFA054C022ZA 制造商:Panasonic Industrial Company 功能描述:COVER
YFAW025 制造商:YEONHO 制造商全称:YEONHO ELECTRONICS 功能描述:Pin Header : 2.5mm PITCH
YFAW025-02 制造商:YEONHO 制造商全称:YEONHO ELECTRONICS 功能描述:Pin Header : 2.5mm PITCH
YFAW025-03 制造商:YEONHO 制造商全称:YEONHO ELECTRONICS 功能描述:Pin Header : 2.5mm PITCH