- 您现在的位置：买卖IC网 > PDF目录48099 > YF80532KC0412M (INTEL CORP) 2000 MHz, MICROPROCESSOR, CPGA603 PDF资料下载
参数资料
| 型号： | YF80532KC0412M |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 2000 MHz, MICROPROCESSOR, CPGA603 |
| 封装： | MICRO, PGA-603 |
| 文件页数： | 45/129页 |
| 文件大小： | 1528K |
| 代理商： | YF80532KC0412M |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页当前第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页
22
Datasheet
Electrical Specifications
2.7
Reserved or Unused Pins
All Reserved pins must remain unconnected on the system baseboard. Connection of these pins to
VCC, VSS, or to any other signal (including each other) can result in component malfunction or
incompatibility with future processors. See Section 9 for a pin listing of the processor and for the
location of all Reserved pins.
For reliable operation, always connect unused inputs or bidirectional signals to an appropriate
signal level. In a system level design, on-die termination has been included on the Intel Xeon
processor MP on the 0.13 micron process processor to allow signals to be terminated within the
processor silicon. Most unused AGTL+ inputs should be left as no connects, as AGTL+ termination
is provided on the processor silicon. However, see Table 4 for details on AGTL+ signals that do not
include on-die termination. Unused active high inputs should be connected through a resistor to
ground (VSS). Unused outputs can be left unconnected, however this may interfere with some TAP
functions, complicate debug probing, and prevent boundary scan testing. A resistor must be used
when tying bidirectional signals to power or ground. When tying any signal to power or ground, a
resistor will also allow for system testability. For unused AGTL+ input or I/O signals, use pull-up
TAP, Asynchronous GTL+ inputs, and Asynchronous GTL+ outputs do not include on-die
termination. Inputs and all used outputs must be terminated on the baseboard. Unused outputs may
be terminated on the baseboard or left unconnected. Note that leaving unused outputs unterminated
may interfere with some TAP functions, complicate debug probing, and prevent boundary scan
testing.
All TESTHI[6:0] pins should be individually connected to VCC via a pull-up resistor which
matches the trace impedance within a range of ± 10
. TESTHI[3:0] and TESTHI[6:5] may all be
tied together and pulled up to VCC with a single resistor if desired. However, utilization of boundary
scan test will not be functional if these pins are connected together. TESTHI4 must always be
pulled up independently from the other TESTHI pins. For optimum noise margin, all pull-up
resistor values used for TESTHI[6:0] pins should have a resistance value within ± 20% of the
impedance of the baseboard transmission line traces. For example, if the trace impedance is 50
,
then a value between 40
and 60 should be used. The TESTHI[6:0] termination
recommendations provided in the Intel Xeon Processor MP Datasheet are still suitable for the
Intel Xeon processor MP on the 0.13 micron process processor. However, Intel recommends new
designs or designs undergoing design updates follow the trace impedance matching termination
guidelines given in this section.
2.8
System Bus Signal Groups
In order to simplify the following discussion, the system bus signals have been combined into
groups by buffer type. AGTL+ input signals have differential input buffers, which use GTLREF as
a reference level. In this document, the term “AGTL+ Input” refers to the AGTL+ input group as
well as the AGTL+ I/O group when receiving. Similarly, “AGTL+ Output” refers to the AGTL+
output group as well as the AGTL+ I/O group when driving.
With the implementation of a source synchronous data bus comes the need to specify two sets of
timing parameters. One set is for common clock signals whose timings are specified with respect to
rising edge of BCLK0 (ADS#, HIT#, HITM#, etc.) and the second set is for the source
synchronous signals which are relative to their respective strobe lines (data and address) as well as
相关PDF资料 |
PDF描述 |
|---|---|
| YF80532KC0371M | 1900 MHz, MICROPROCESSOR, CPGA603 |
| YG101-IC1 | SINGLE COLOR LED, YELLOW GREEN, 1.2 mm |
| YG104-IC1 | SINGLE COLOR LED, YELLOW GREEN, 1.2 mm |
| YG104-ICH | SINGLE COLOR LED, YELLOW GREEN, 1.2 mm |
| YG201 | SINGLE COLOR LED, YELLOW GREEN, 2 mm |
相关代理商/技术参数 |
参数描述 |
|---|---|
| YFA014C049ZA | 制造商:Panasonic Industrial Company 功能描述:CHASSIS |
| YFA054C022ZA | 制造商:Panasonic Industrial Company 功能描述:COVER |
| YFAW025 | 制造商:YEONHO 制造商全称:YEONHO ELECTRONICS 功能描述:Pin Header : 2.5mm PITCH |
| YFAW025-02 | 制造商:YEONHO 制造商全称:YEONHO ELECTRONICS 功能描述:Pin Header : 2.5mm PITCH |
| YFAW025-03 | 制造商:YEONHO 制造商全称:YEONHO ELECTRONICS 功能描述:Pin Header : 2.5mm PITCH |
发布紧急采购，3分钟左右您将得到回复。