参数资料
型号: ZL50114GAG
厂商: XILINX INC
元件分类: 通信及网络
英文描述: SPECIALTY TELECOM CIRCUIT, PBGA552
封装: 35 X 35 MM, 1.27 MM PITCH, PLASTIC, MS-034, BGA-552
文件页数: 33/113页
文件大小: 2004K
代理商: ZL50114GAG
ZL50110/11/12/14
Data Sheet
26
Zarlink Semiconductor Inc.
Note: Speed modes:
2.048 Mbps - all 32 streams active (bits [31:0]), with 32 channels per stream - 1024 total channels.
8.192 Mbps - 8 streams active (bits [7:0]), with 128 channels per stream - 1024 total channels.
J2 - 8 streams active (bits [7:0]), with 98 channels per stream - 784 total channels.
E3 - 2 streams active (bits [1:0]), with 537 channels per stream - 1074 total channels.
T3 - 2 streams active (bits [1:0]), with 699 channels per stream - 1398 total channels.
Note: All TDM Interface inputs (including data, clock and frame pulse) have internal pull-down resistors so they can be safely left
unconnected if not used.
3.1.2
ZL50112 Variant TDM Stream Connection
TDM_CLKo[31:0]
O
[31]
F25
[15]
A16
[30]
E23
[14]
C14
[29]
F23
[13]
A12
[28]
D23
[12]
E13
[27]
B26
[11]
D12
[26]
B24
[10]
A9
[25]
A25
[9]
C9
[24]
A24
[8]
B8
[23]
B22
[7]
D10
[22]
D19
[6]
B6
[21]
C19
[5]
F11
[20]
B19
[4]
E8
[19]
D16
[3]
A3
[18]
A18
[2]
C6
[17]
C17
[1]
C4
[16]
C15
[0]
F9
TDM port clock outputs. Will generate
1.544 MHz, 2.048 MHz, 4.096 MHz,
6.312 MHz, 8.192 MHz, 16.384 MHz,
34.368 MHz or 44.736 MHz depending on
standard used. At 8.192 Mbps only streams
[7:0] are used. Streams [7:0] are used for
J2, and streams [1:0] are used for T3 and
E3.
Signal
I/O
Package Balls
Description
TDM_STi[15:0]
I D
[15]
B16
[14]
D14
[13]
B14
[12]
D13
[11]
C12
[10]
B11
[9]
C11
[8]
D11
[7]
A8
[6]
A6
[5]
D8
[4]
B5
[3]
C5
[2]
B3
[1]
E9
[0]
D5
TDM port serial data input streams. For
different standards these pins are given
different identities:
ST-BUS: TDM_STi[15:0]
H.110:
TDM_D[15:0]
H-MVIP: TDM_HDS[15:0]
Triggered on rising edge or falling edge
depending on standard. At 8.192 Mbps only
streams [3:0] are used, with 128 channels
per stream. Streams [3:0] are used for J2.
Table 3 - TDM Interface ZL50112 Stream Pin Definition
Signal
I/O
Package Balls
Description
Table 2 - TDM Interface ZL50111 Stream Pin Definition (continued)
相关PDF资料
PDF描述
ZL50232GD DATACOM, ISDN ECHO CANCELLER, PBGA208
ZL50233/GDG DATACOM, ISDN ECHO CANCELLER, PBGA208
ZL50408GDC DATACOM, LAN SWITCHING CIRCUIT, PBGA208
ZL50408GDG2 DATACOM, LAN SWITCHING CIRCUIT, PBGA208
ZL50418GKG2 DATACOM, LAN SWITCHING CIRCUIT, PBGA553
相关代理商/技术参数
参数描述
ZL50114GAG2 制造商:Microsemi Corporation 功能描述:CESOP PROCESSOR 552BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC CESOP PROCESSOR 128CH 552PBGA 制造商:Microsemi Corporation 功能描述:IC CESOP PROCESSOR 128CH 552PBGA
ZL50115 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:32, 64 and 128 Channel CESoP Processors
ZL50115GAG 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 1K X 1K 1.8V/3.3V 324BGA - Trays 制造商:Microsemi Corporation 功能描述:IC CESOP PROCESSOR 32CH 324PBGA
ZL50115GAG2 制造商:Microsemi Corporation 功能描述:PB FREE 1 TDM + 1 ETHERNET - Trays 制造商:Microsemi Corporation 功能描述:IC CESOP PROCESSOR 32CH 324PBGA
ZL50116 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:32, 64 and 128 Channel CESoP Processors