- 您现在的位置：买卖IC网 > PDF目录300164 > ZL50114GAG (XILINX INC) SPECIALTY TELECOM CIRCUIT, PBGA552 PDF资料下载
参数资料
| 型号： | ZL50114GAG |
| 厂商： | XILINX INC |
| 元件分类： | 通信及网络 |
| 英文描述： | SPECIALTY TELECOM CIRCUIT, PBGA552 |
| 封装： | 35 X 35 MM, 1.27 MM PITCH, PLASTIC, MS-034, BGA-552 |
| 文件页数： | 80/113页 |
| 文件大小： | 2004K |
| 代理商： | ZL50114GAG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页当前第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页
ZL50110/11/12/14
Data Sheet
69
Zarlink Semiconductor Inc.
7.4
Loss of Service (LOS)
During normal operation, a situation may arise where a Loss of Service occurs. This may be caused by a disruption
in the transmission line due to engineering works or cable disconnection, for example. The locally detected LOS
should be transferred across the emulated T1/E1 to the far end. The far end, in turn, should propagate AIS
downstream.
The handling of LOS over a CESoP connection is typically performed using (setting/clearing) the L bit in the
CESoPSN or SAToP control word of the packet header.
Refer to ZL5011x Design Manual section “3.1.1 Connection to LIU” for details on a variety of different ways that
LOS may be handled in an application.
7.5
External Memory Requirement
The ZL50110/11/12/14 family includes a large amount of on-chip memory, such that for most applications, external
memory will not be required. However, for certain combinations of header size, packet size and jitter buffer size,
there may be a requirement for external memory. Therefore the device allows the connection of up to 8 Mbytes of
synchronous ZBT-SRAM.
The following charts show how much memory is required by the ZL50111 (32 T1 streams) and the ZL50110 (8 T1
streams) for a variety of packet sizes (expressed in number of frames of TDM data) and jitter buffer sizes. It is
assumed that each packet contains a full Ethernet/MPLS/MPLS/RTP/CESoPSN header.
Figure 20 - External Memory Requirement for ZL50111
External Memory Requirements for different packet sizes
32 T1 streams, with Ethernet/MPLS/MPLS/RTP/CESoPSN headers
0
1024
2048
3072
4096
5120
6144
7168
8192
4
8
16
32
64
128
256
Jitter Buffer Size, ms
External
memory
requirement,
KByt
e
s
1 frame packets
8 frame packets
16 frame packets
1 T3 stream (1 frame)
相关PDF资料 |
PDF描述 |
|---|---|
| ZL50232GD | DATACOM, ISDN ECHO CANCELLER, PBGA208 |
| ZL50233/GDG | DATACOM, ISDN ECHO CANCELLER, PBGA208 |
| ZL50408GDC | DATACOM, LAN SWITCHING CIRCUIT, PBGA208 |
| ZL50408GDG2 | DATACOM, LAN SWITCHING CIRCUIT, PBGA208 |
| ZL50418GKG2 | DATACOM, LAN SWITCHING CIRCUIT, PBGA553 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ZL50114GAG2 | 制造商:Microsemi Corporation 功能描述:CESOP PROCESSOR 552BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC CESOP PROCESSOR 128CH 552PBGA 制造商:Microsemi Corporation 功能描述:IC CESOP PROCESSOR 128CH 552PBGA |
| ZL50115 | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:32, 64 and 128 Channel CESoP Processors |
| ZL50115GAG | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 1K X 1K 1.8V/3.3V 324BGA - Trays 制造商:Microsemi Corporation 功能描述:IC CESOP PROCESSOR 32CH 324PBGA |
| ZL50115GAG2 | 制造商:Microsemi Corporation 功能描述:PB FREE 1 TDM + 1 ETHERNET - Trays 制造商:Microsemi Corporation 功能描述:IC CESOP PROCESSOR 32CH 324PBGA |
| ZL50116 | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:32, 64 and 128 Channel CESoP Processors |
发布紧急采购，3分钟左右您将得到回复。