参数资料
| 型号： | AD6654BBC |
| 厂商： | Analog Devices Inc |
| 文件页数： | 30/88页 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT W/6CH RSP 256CSPBGA |
| 标准包装： | 1 |
| 位数： | 14 |
| 采样率（每秒）： | 92.16M |
| 数据接口： | 串行，并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 2.5W |
| 电压电源： | 模拟和数字 |
| 工作温度： | -25°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 256-BGA，CSPBGA |
| 供应商设备封装： | 256-CSPBGA（17x17） |
| 包装： | 托盘 |
| 输入数目和类型： | 1 个差分，单极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页
AD6654
Rev. 0 | Page 36 of 88
FIFTH-ORDER CIC FILTER
The signal processing stage immediately after the NCO is a CIC
filter stage. This stage implements a fixed coefficient, decimat-
ing, cascade integrated comb filter. The input rate to this filter is
the same as the data rate at the input port; the output rate from
this stage is dependent on the decimation factor.
CIC
IN
CIC
M
f
=
The decimation ratio, MCIC, can be programmed from 2 to 32
(only integer values). The 5-bit word in the CIC decimation
register is used to set the CIC decimation factor. A binary value
of one less than the decimation factor is written into this
register. The decimation ratio of 1 can be achieved by bypassing
the CIC filter stage. The frequency response of the filter is given
by the following equations. The gain and pass-band droop of
the CIC should be calculated by these equations. Both parame-
ters can be offset in the RCF stage.
()
5
1
5
1
2
1
)
(
×
=
+
Z
z
H
CIC
M
S
5
)
5
(
2
1
)
(
π
×
=
×
+
IN
f
CIC
S
f
SIN
f
M
SIN
f
H
CIC
where:
fIN
is the data input rate to the channel under consideration.
SCIC
, the scale factor, is a programmable unsigned integer
between 0 and 20.
The attenuation of the data into the CIC stage should be con-
trolled in 6 dB increments. For the best dynamic range, SCIC
should be set to the smallest value possible (lowest attenuation
possible) without creating an overflow condition. This can be
accomplished safely using the following equation, where
input_level is the largest possible fraction of the full-scale value
at the input port. This value is output from the NCO stage and
pipelined into the CIC filter.
()
() 5
_
log
5
2
×
=
level
input
M
ceil
S
CIC
(
)
level
input
M
OL
CIC
S
CIC
_
2
5
×
=
+
BYPASS
The fifth-order CIC filter can be bypassed when no decimation
is required of it. When it is bypassed, the scaling operation is
not performed. In bypass mode, the output of the CIC filter is
the same as the input of the CIC filter.
CIC REJECTION
Table 15 illustrates the amount of bandwidth as a percentage of
the data rate into the CIC stage, which can be protected with
various decimation rates and alias rejection specifications. The
maximum input rate into the CIC is 150 MHz (the same as the
maximum input port data rate). The data can be scaled to any
other allowable sample rate.
Table 15 can be used to decide the minimum decimation
required in the CIC stage to preserve a certain bandwidth. The
CIC5 stage can protect a much wider bandwidth to any given
rejection, when a decimation ratio lower than that identified in
the table is used. The table helps to calculate an upper boundary
on decimation, MCIC, given the desired filter characteristics.
Table 15. SSB CIC5 Alias Rejection Table (fIN = 1)
MCIC5
60 dB
70 dB
80 dB
90 dB
100 dB
2
8.078
6.393
5.066
4.008
3.183
3
6.367
5.110
4.107
3.297
2.642
4
5.022
4.057
3.271
2.636
2.121
5
4.107
3.326
2.687
2.170
1.748
6
3.463
2.808
2.270
1.836
1.480
7
2.989
2.425
1.962
1.588
1.281
8
2.627
2.133
1.726
1.397
1.128
9
2.342
1.902
1.540
1.247
1.007
10
2.113
1.716
1.390
1.125
0.909
11
1.924
1.563
1.266
1.025
0.828
12
1.765
1.435
1.162
0.941
0.760
13
1.631
1.326
1.074
0.870
0.703
14
1.516
1.232
0.998
0.809
0.653
15
1.416
1.151
0.932
0.755
0.610
16
1.328
1.079
0.874
0.708
0.572
17
1.250
1.016
0.823
0.667
0.539
18
1.181
0.960
0.778
0.630
0.509
19
1.119
0.910
0.737
0.597
0.483
20
1.064
0.865
0.701
0.568
0.459
21
1.013
0.824
0.667
0.541
0.437
22
0.967
0.786
0.637
0.516
0.417
23
0.925
0.752
0.610
0.494
0.399
24
0.887
0.721
0.584
0.474
0.383
25
0.852
0.692
0.561
0.455
0.367
26
0.819
0.666
0.540
0.437
0.353
27
0.789
0.641
0.520
0.421
0.340
28
0.761
0.618
0.501
0.406
0.328
29
0.734
0.597
0.484
0.392
0.317
30
0.710
0.577
0.468
0.379
0.306
31
0.687
0.559
0.453
0.367
0.297
32
0.666
0.541
0.439
0.355
0.287
相关PDF资料 |
PDF描述 |
|---|---|
| AD670KNZ | IC ADC 8BIT SGNL COND 20DIP |
| AD673JNZ | IC ADC 8BIT REF/CLK/COMP 20DIP |
| AD674BJN | IC ADC 12BIT MONO 3OUT 28-DIP |
| AD676BD | IC ADC 16BIT SAMPLING 28-CDIP |
| AD677BD | IC ADC 16BIT SAMPLING 16-CDIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD6654BBCZ | 功能描述:IC ADC 14BIT W/6CH RSP 256CSPBGA RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:250 系列:- 位数:12 采样率（每秒）:1.8M 数据接口:并联 转换器数目:1 功率耗散（最大）:1.82W 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-LQFP 供应商设备封装:48-LQFP（7x7） 包装:管件 输入数目和类型:2 个单端，单极 |
| AD6654CBC | 功能描述:IC ADC 14BIT W/4CH RSP 256CSPBGA RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:250 系列:- 位数:12 采样率（每秒）:1.8M 数据接口:并联 转换器数目:1 功率耗散（最大）:1.82W 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-LQFP 供应商设备封装:48-LQFP（7x7） 包装:管件 输入数目和类型:2 个单端，单极 |
| AD6654CBCZ | 功能描述:IC ADC 14BIT W/4CH RSP 256CSPBGA RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:250 系列:- 位数:12 采样率（每秒）:1.8M 数据接口:并联 转换器数目:1 功率耗散（最大）:1.82W 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-LQFP 供应商设备封装:48-LQFP（7x7） 包装:管件 输入数目和类型:2 个单端，单极 |
| AD6654XBCZ | 制造商:Analog Devices 功能描述:14-BIT, 92.16 MSPS, 4 & 6-CHANNEL WIDEBAND IF TO BASE BAND R - Bulk |
| AD6655 | 制造商:AD 制造商全称:Analog Devices 功能描述:IF Diversity Receiver |
发布紧急采购，3分钟左右您将得到回复。