参数资料
| 型号： | AD6654BBC |
| 厂商： | Analog Devices Inc |
| 文件页数： | 82/88页 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT W/6CH RSP 256CSPBGA |
| 标准包装： | 1 |
| 位数： | 14 |
| 采样率（每秒）： | 92.16M |
| 数据接口： | 串行，并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 2.5W |
| 电压电源： | 模拟和数字 |
| 工作温度： | -25°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 256-BGA，CSPBGA |
| 供应商设备封装： | 256-CSPBGA（17x17） |
| 包装： | 托盘 |
| 输入数目和类型： | 1 个差分，单极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页当前第82页第83页第84页第85页第86页第87页第88页
AD6654
Rev. 0 | Page 83 of 88
When this bit is cleared, AGC5 data does not appear on Output
Port C.
<20>: Port C, AGC4 Enable Bit. Similar to Bit 21 for AGC4.
<19>: Port C, AGC3 Enable Bit. Similar to Bit 21 for AGC3.
<18>: Port C, AGC2 Enable Bit. Similar to Bit 21 for AGC2.
<17>: Port C, AGC1 Enable Bit. Similar to Bit 21 for AGC1.
<16>: Port C, AGC0 Enable Bit. Similar to Bit 21 for AGC0.
<15>: Port B Append RSSI Bit. When this bit is set, an RSSI
word is appended to every I/Q output sample, regardless of
whether the RSSI word is updated in the AGC. When this bit is
cleared, an RSSI word is appended to an I/Q output sample only
when the RSSI word is updated. The RSSI word is not output for
subsequent I/Q samples until the next time the RSSI is updated
in the AGC.
<14>: Port B, Data Format Bit. When this bit is set, the port is
configured for 8-bit parallel I/Q mode. When this bit is cleared,
the port is configured for 16-bit interleaved I/Q mode. See the
Parallel Port Output section.
<13>: Port B, AGC5 Enable Bit. When this bit is set, AGC5 data
(I/Q data) is output on Parallel Output Port A (data bus). When
this bit is cleared, AGC5 data does not appear on Output Port
C.
<12>: Port B, AGC4 Enable Bit. Similar to Bit 13 for AGC4.
<11>: Port B, AGC3 Enable Bit. Similar to Bit 13 for AGC3.
<10>: Port B, AGC2 Enable Bit. Similar to Bit 13 for AGC2.
<9>: Port B, AGC1 Enable Bit. Similar to Bit 13 for AGC1.
<8>: Port B, AGC0 Enable Bit. Similar to Bit 13 for AGC0.
<7>: Port A Appended RSSI Bit. When this bit is set, an RSSI
word is append to every I/Q output sample, regardless of
whether the RSSI word is updated in the AGC. When this bit is
cleared, an RSSI word is appended to an I/Q output sample only
when the RSSI word is updated. The RSSI word is not output for
subsequent I/Q samples until the next time RSSI is updated
again in the AGC.
<6>: Port A, Data Format Bit. When this bit is set, the port is
configured for 8-bit parallel I/Q mode. When this bit is cleared,
the port is configured for 16-bit interleaved I/Q mode. See the
Parallel Port Output section.
<5>: Port A, AGC5 Enable Bit. When this bit is set, AGC5 data
(I/Q data) is output on parallel output Port A (data bus). When
this bit is cleared, AGC5 data does not appear on output Port C.
<4>: Port A, AGC4 Enable Bit. Similar to Bit 5 for AGC4.
<3>: Port A, AGC3 Enable Bit. Similar to Bit 5 for AGC3.
<2>: Port A, AGC2 Enable Bit. Similar to Bit 5 for AGC2.
<1>: Port A, AGC1 Enable Bit. Similar to Bit 5 for AGC1.
<0>: Port A, AGC0 Enable Bit. Similar to Bit 5 for AGC0.
Output Port Control <9:0>
<9:8>: PCLK Divisor Bits. When a parallel port is in master
mode, the PCLK is derived from the PLL_CLK. These bits
define the value of the divisor used to divide the PLL_CLK to
obtain the PCLK. These bits are don’t care in slave mode.
Table 42. PCLK Divisor Bits
PCLK Divisor <7:6>
Divisor Value
00
1
01
2
10
4
11
8
<7>: PCLK Master Mode Bit. When the PCLK master mode bit
is set, the PCLK pin is configured as an output and the PCLK is
driven by the PLL_CLK. Data is transferred out of the AD6654
synchronous to this output clock. When this bit is cleared, the
PCLK pin is configured as an input. The user is required to
provide a PCLK, and data is transferred out of the AD6654
synchronous to this input clock. On power-up, this bit is cleared
to avoid contention on the PCLK pin.
<6:4>: Reserved. These bits must be written with Logic 0.
<3:0>: Stream Control Bits. These bits are described in Table 43.
Table 43. Stream Control Bits
Stream
Control
Bits
Output Streams (str0, str1, str2,
str3, str4, str5)
Number of
Streams
0000
Ch 0 and Ch 1 combined; Ch 2, Ch 3,
Ch 4, Ch 5 independent
5
0001
Ch 0, Ch 1, Ch 2 combined; Ch 3, Ch 4,
Ch 5 independent
4
0010
Ch 0, Ch 1, Ch 2, Ch 3 combined; Ch 4,
Ch 5 independent
3
0011
Ch 0, Ch 1, Ch 2, Ch 3, Ch 4 combined;
Ch 5 independent
2
0100
Ch 0, Ch 1, Ch 2, Ch 3, Ch 4, Ch 5
combined
1
0101
Ch 0, Ch 1, Ch 2 combined; Ch 3, Ch 4,
Ch 5 combined
2
0110
Ch 0, Ch 1 combined; Ch 2, Ch 3
combined; Ch 4, Ch 5 combined
3
0111
Ch 0, Ch 1 combined; Ch 2, Ch 3
combined; Ch 4, Ch 5 independent
4
1000
Ch 0, Ch 1 , Ch 2 combined; Ch 3, Ch 4
combined; Ch 5 independent
3
1001
Ch 0, Ch 1, Ch 2, Ch 3 combined; Ch 4,
Ch 5 combined.
2
Default
Independent channels
6
相关PDF资料 |
PDF描述 |
|---|---|
| AD670KNZ | IC ADC 8BIT SGNL COND 20DIP |
| AD673JNZ | IC ADC 8BIT REF/CLK/COMP 20DIP |
| AD674BJN | IC ADC 12BIT MONO 3OUT 28-DIP |
| AD676BD | IC ADC 16BIT SAMPLING 28-CDIP |
| AD677BD | IC ADC 16BIT SAMPLING 16-CDIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD6654BBCZ | 功能描述:IC ADC 14BIT W/6CH RSP 256CSPBGA RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:250 系列:- 位数:12 采样率（每秒）:1.8M 数据接口:并联 转换器数目:1 功率耗散（最大）:1.82W 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-LQFP 供应商设备封装:48-LQFP（7x7） 包装:管件 输入数目和类型:2 个单端，单极 |
| AD6654CBC | 功能描述:IC ADC 14BIT W/4CH RSP 256CSPBGA RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:250 系列:- 位数:12 采样率（每秒）:1.8M 数据接口:并联 转换器数目:1 功率耗散（最大）:1.82W 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-LQFP 供应商设备封装:48-LQFP（7x7） 包装:管件 输入数目和类型:2 个单端，单极 |
| AD6654CBCZ | 功能描述:IC ADC 14BIT W/4CH RSP 256CSPBGA RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:250 系列:- 位数:12 采样率（每秒）:1.8M 数据接口:并联 转换器数目:1 功率耗散（最大）:1.82W 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-LQFP 供应商设备封装:48-LQFP（7x7） 包装:管件 输入数目和类型:2 个单端，单极 |
| AD6654XBCZ | 制造商:Analog Devices 功能描述:14-BIT, 92.16 MSPS, 4 & 6-CHANNEL WIDEBAND IF TO BASE BAND R - Bulk |
| AD6655 | 制造商:AD 制造商全称:Analog Devices 功能描述:IF Diversity Receiver |
发布紧急采购，3分钟左右您将得到回复。