- 您现在的位置：买卖IC网 > PDF目录16836 > AD9549A/PCBZ (Analog Devices Inc)BOARD EVALUATION FOR AD9549A PDF资料下载
参数资料
| 型号： | AD9549A/PCBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 24/76页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD9549A |
| 设计资源： | AD9549 Schematics AD9549 Gerber Files |
| 标准包装： | 1 |
| 主要目的： | 计时，时钟发生器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9549A |
| 主要属性： | 8 kHz ~ 750 MHz 输入 |
| 次要属性： | 差分输出 |
| 已供物品： | 板 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
AD9549
Rev. D | Page 30 of 76
06744-
037
4
3
2
1
RESET
FAILA & VALIDB & AUTOREFSEL & OVRDREFPIN
FAILB & VALIDA & AUTOREFSEL & OVRDREFPIN
REFB
&
HOLDOVER
REFA
&
HOLDOVER
REFB
&
HOLDOVER
REFA
&
HOLDOVER
V
AL
IDB
&
AUT
O
RCO
V
&
O
V
RDHL
DP
IN
V
AL
IDA
&
AUT
O
RCO
V
&
O
V
RDHL
DP
IN
FAI
LA
&
V
AL
IDB
&
AUT
O
RE
FS
EL
&
AUT
O
RCO
V &
O
VRDRE
FP
IN
&
O
VRDHL
DP
IN
FAI
LB
&
V
AL
IDA
&
AUT
O
RE
FS
EL
&
AUT
O
RCO
V &
O
VRDRE
FP
IN
&
O
VRDHL
DP
IN
F
AI
L
A
&
AUT
O
HO
L
D
&
O
V
RDHL
DP
IN
&
(V
AL
IDB
O
R
AUT
O
RE
F
S
E
L
O
R
O
V
RDRE
F
P
IN)
F
AI
L
B
&
AUT
O
HO
L
D
&
O
V
RDHL
DP
IN
&
(V
AL
IDA
O
R
AUT
O
RE
F
S
E
L
O
R
O
V
RDRE
F
P
IN)
REFA:
REFB:
HOLDOVER:
FAILA:
FAILB:
VALIDA:
VALIDB:
REFERENCE A SELECTED
REFERENCE B SELECTED
HOLDOVER STATE
REFERENCE A FAILED
REFERENCE B FAILED
REFERENCE A VALIDATED
REFERENCE B VALIDATED
OVRDREFPIN:
OVRDHLDPIN:
AUTOREFSEL:
AUTORCOV:
AUTOHOLD:
||:
&:
%:
OVERRIDE REF SEL PIN
OVERRIDE HOLDOVER PIN
AUTOMATIC REFERENCE SELECT
AUTOMATIC HOLDOVER RECOVERY
AUTOMATIC HOLDOVER ENTRY
LOGICAL OR
LOGICAL AND
LOGICAL NOT
ABBREVIATION KEY
Figure 37. Holdover State Diagram
Holdover and Reference Switchover State Machine
Figure 37 shows the interplay between the input reference
signals and holdover, as well as the various control signals
and the four states.
State 1 or State 2 is in effect when the device is not in the holdover
condition, and State 3 or State 4 is in effect when the holdover
condition is active. When REFA is selected as the active reference,
State 1 or State 3 is in effect. When REFB is selected as the active
reference, State 2 or State 4 is in effect. A transition between states
depends on the reference switchover and holdover control register
settings, the logic state of the REFSELECT and HOLDOVER
pins, and the occurrence of certain events (for example, a reference
failure).
The state machine and its relationship to control register and
external pin stimuli are shown in Figure 37. The state machine
generates a derived reference selection and holdover state. The
actual control signal sent to the reference switchover logic and
the holdover logic, however, depends on the control signals
applied to the muxes. The dashed path leading to the REFSELECT
and HOLDOVER pins is active when the automatic mode is
selected for reference selection and/or holdover assertion.
相关PDF资料 |
PDF描述 |
|---|---|
| ESC05DRTS-S734 | CONN EDGECARD 10POS DIP .100 SLD |
| MAX6250BEPA+ | IC VREF SERIES BURIED ZNR 8-PDIP |
| MAX6133A30+T | IC VREF SERIES PREC 3V 8-UMAX |
| MAX6133A41+T | IC VREF SERIES PREC 4.096V 8UMAX |
| MAX6133A50+T | IC VREF SERIES PREC 5V 8-UMAX |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9549BCPZ | 制造商:Analog Devices 功能描述: |
| AD9549BCPZ-REEL7 | 制造商:Analog Devices 功能描述:PLL CLOCK SYNTHESIZER SGL 64LFCSP EP - Tape and Reel |
| AD9549BCPZ-TR | 制造商:Analog Devices 功能描述:650MHZ DDS CLK GEN W/SYNCH REEL - Tape and Reel |
| AD9549XCPZ | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer |
| AD9550 | 制造商:AD 制造商全称:Analog Devices 功能描述:Integer-N Clock Translator for Wireline Communications |
发布紧急采购，3分钟左右您将得到回复。