- 您现在的位置：买卖IC网 > PDF目录16836 > AD9549A/PCBZ (Analog Devices Inc)BOARD EVALUATION FOR AD9549A PDF资料下载
参数资料
| 型号： | AD9549A/PCBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 57/76页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD9549A |
| 设计资源： | AD9549 Schematics AD9549 Gerber Files |
| 标准包装： | 1 |
| 主要目的： | 计时，时钟发生器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9549A |
| 主要属性： | 8 kHz ~ 750 MHz 输入 |
| 次要属性： | 差分输出 |
| 已供物品： | 板 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页当前第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
AD9549
Rev. D | Page 60 of 76
Register 0x0121—FTW Upper Limit
Table 53.
Bits
Bit Name
Description
[7:0]
FTW upper limit
Highest DDS tuning word in closed- loop mode. This feature is recommended when a band-pass
reconstruction filter is used. See the Output Frequency Range Control section.
Register 0x0122—FTW Upper Limit (Continued)
Table 54.
Bits
Bit Name
Description
[15:8]
FTW upper limit
Highest DDS tuning word in closed- loop mode. This feature is recommended when a band-pass
reconstruction filter is used. See the Output Frequency Range Control section.
Register 0x0123—FTW Upper Limit (Continued)
Table 55.
Bits
Bit Name
Description
[23:16]
FTW upper limit
Highest DDS tuning word in closed- loop mode. This feature is recommended when a band-pass
reconstruction filter is used. See the Output Frequency Range Control section.
Register 0x0124—FTW Upper Limit (Continued)
Table 56.
Bits
Bit Name
Description
[31:24]
FTW upper limit
Highest DDS tuning word in closed- loop mode. This feature is recommended when a band-pass
reconstruction filter is used. See the Output Frequency Range Control section.
Register 0x0125—FTW Upper Limit (Continued)
Table 57.
Bits
Bit Name
Description
[39:32]
FTW upper limit
Highest DDS tuning word in closed- loop mode. This feature is recommended when a band-pass
reconstruction filter is used. See the Output Frequency Range Control section.
Register 0x0126—FTW Upper Limit (Continued)
Table 58.
Bits
Bit Name
Description
[47:40]
FTW upper limit
Highest DDS tuning word in closed- loop mode. This feature is recommended when a band-pass
reconstruction filter is used. See the Output Frequency Range Control section.
Register 0x0127 to Register 0x012C—Frequency Slew Limit
Table 59.
Bits
Bit Name
Description
[47:0]
Frequency slew limit
See the Frequency Slew Limiter section.
Register 0x012D to Register 0x0130—Reserved
相关PDF资料 |
PDF描述 |
|---|---|
| ESC05DRTS-S734 | CONN EDGECARD 10POS DIP .100 SLD |
| MAX6250BEPA+ | IC VREF SERIES BURIED ZNR 8-PDIP |
| MAX6133A30+T | IC VREF SERIES PREC 3V 8-UMAX |
| MAX6133A41+T | IC VREF SERIES PREC 4.096V 8UMAX |
| MAX6133A50+T | IC VREF SERIES PREC 5V 8-UMAX |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9549BCPZ | 制造商:Analog Devices 功能描述: |
| AD9549BCPZ-REEL7 | 制造商:Analog Devices 功能描述:PLL CLOCK SYNTHESIZER SGL 64LFCSP EP - Tape and Reel |
| AD9549BCPZ-TR | 制造商:Analog Devices 功能描述:650MHZ DDS CLK GEN W/SYNCH REEL - Tape and Reel |
| AD9549XCPZ | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer |
| AD9550 | 制造商:AD 制造商全称:Analog Devices 功能描述:Integer-N Clock Translator for Wireline Communications |
发布紧急采购，3分钟左右您将得到回复。