- 您现在的位置：买卖IC网 > PDF目录16836 > AD9549A/PCBZ (Analog Devices Inc)BOARD EVALUATION FOR AD9549A PDF资料下载
参数资料
| 型号： | AD9549A/PCBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 31/76页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD9549A |
| 设计资源： | AD9549 Schematics AD9549 Gerber Files |
| 标准包装： | 1 |
| 主要目的： | 计时，时钟发生器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9549A |
| 主要属性： | 8 kHz ~ 750 MHz 输入 |
| 次要属性： | 差分输出 |
| 已供物品： | 板 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页当前第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
AD9549
Rev. D | Page 37 of 76
Single-Ended CMOS Output
In addition to the high speed differential output clock driver, the
AD9549 provides an independent, single-ended output, CMOS
clock driver. It serves as a relatively low speed (<150 MHz) clock
source. The origin of the signal generated by the CMOS clock
driver is determined by the appropriate control bits in the I/O
register map. The user can select one of two sources under
program control.
One source is the signal generated by the DDS after it has been
externally filtered and brought back on chip. In this configura-
tion, the CMOS clock driver generates the same frequency as
appears at the output of the DDS.
Note that in this configuration, the DDS output frequency must
not exceed 50 MHz.
The other source is the output of the feedback divider (S-divider).
In this configuration, the CMOS clock driver generates the same
frequency as the input reference after optional prescaling by the
R-divider (that is, fCMOS = fR/R), which is inherently limited to
a maximum of 25 MHz.
FREQUENCY SLEW LIMITER
The frequency slew limiting capability enables users to specify the
maximum rate of frequency change that appears at the output.
The function is programmable via the I/O register map. Program
control a bit to enable/disable the function (the default condition
is disable) and a register that sets the desired slew rate.
The frequency slew limiter is located between the digital loop
filter and the CCI filter, as shown in Figure 47.
The frequency slew limiter sets a boundary on the rate of change of
the output frequency of the DDS. The frequency slew limiting
constant, KSLEW, is a 48-bit value stored in the I/O register map.
The value of the constant is determined by
δt
δf
f
K
S
P
SLEW
IO
2
48
2
round
where:
PIO
is the value stored in the I/O register map for the P-divider.
fS
is the DAC sample rate.
δf/δt
is the desired frequency slew rate limitation.
For example, if fS = 1 GHz, PIO = 9, and δf/δt = 5 kHz/sec, then
3
2
9
48
10
5
(
)
10
(
2
round
SLEW
K
= 721
The resulting slew rate can be calculated as
IO
P
S
SLEW
f
K
δt
δf
48
2
The preceding example yields δf/δt = 5.003 kHz/sec.
FREQUENCY ESTIMATOR
The frequency estimation function automatically sets the DDS
output frequency so that the feedback frequency (fDDS/S) and the
prescaled reference frequency (fREF_IN/R) are matched within an
error tolerance (ε0). Its primary purpose is to allow the PLL to
quickly lock when the reference frequency is not known. The error
tolerance is defined as a fractional error and is controlled by
a 16-bit programmable value (K) via the I/O register map.
The precision of any frequency measurement is dependent on
the following two factors:
The timing resolution of the measurement device (δt)
The duration of the measurement (Tmeas)
The frequency estimator uses fS as its measurement reference, so
δt = 1/fS (that is, δt = 1 ns for a 1 GHz DAC sample rate). The
duration of the measurement is controlled by K, which establishes
a measurement interval that is K cycles of the measured signal
such that Tmeas = KR/fREF_IN.
The frequency estimator uses a 17-bit counter to accumulate the
number of δt periods within the measurement interval. The finite
capacity of the counter puts an upper limit on the duration of the
measurement, which is constrained to Tmax = 217/fS. If fS = 1 GHz,
this equates to ~131 μs. The fact that the measurement time is
bounded by Tmax means there is a limit to the largest value of K
(KMAX) that can be used without causing the counter to overflow.
The value of KMAX is given by
KMAX = floor
ρ
535
,
65
where:
R
S
f
R
f
ρ
R is the modulus of the feedforward divider.
fR is the input reference frequency.
0
67
44-
04
7
1
0
FREQUENCY
SLEW LIMIT
ENABLE
FREQUENCY
SLEW
LIMITER
δf/δt
SLEW
LIMIT
VALUE
DIGITAL
LOOP
FILTER
CCI
FILTER
TO
DDS
÷P
SYSCLK
TIME
TO
DIGITAL
CONVERTER
(PHASE
DETECTOR)
FROM “S”-DIVIDER
REF IN
÷R
Figure 47. Frequency Slew Limiter
相关PDF资料 |
PDF描述 |
|---|---|
| ESC05DRTS-S734 | CONN EDGECARD 10POS DIP .100 SLD |
| MAX6250BEPA+ | IC VREF SERIES BURIED ZNR 8-PDIP |
| MAX6133A30+T | IC VREF SERIES PREC 3V 8-UMAX |
| MAX6133A41+T | IC VREF SERIES PREC 4.096V 8UMAX |
| MAX6133A50+T | IC VREF SERIES PREC 5V 8-UMAX |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9549BCPZ | 制造商:Analog Devices 功能描述: |
| AD9549BCPZ-REEL7 | 制造商:Analog Devices 功能描述:PLL CLOCK SYNTHESIZER SGL 64LFCSP EP - Tape and Reel |
| AD9549BCPZ-TR | 制造商:Analog Devices 功能描述:650MHZ DDS CLK GEN W/SYNCH REEL - Tape and Reel |
| AD9549XCPZ | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer |
| AD9550 | 制造商:AD 制造商全称:Analog Devices 功能描述:Integer-N Clock Translator for Wireline Communications |
发布紧急采购，3分钟左右您将得到回复。