- 您现在的位置：买卖IC网 > PDF目录16836 > AD9549A/PCBZ (Analog Devices Inc)BOARD EVALUATION FOR AD9549A PDF资料下载
参数资料
| 型号： | AD9549A/PCBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 59/76页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD9549A |
| 设计资源： | AD9549 Schematics AD9549 Gerber Files |
| 标准包装： | 1 |
| 主要目的： | 计时，时钟发生器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9549A |
| 主要属性： | 8 kHz ~ 750 MHz 输入 |
| 次要属性： | 差分输出 |
| 已供物品： | 板 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页当前第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
AD9549
Rev. D | Page 62 of 76
Register 0x01AC to Register 0x01AD—Phase
Table 66.
Bits
Bit Name
Description
[7:0]
DDS phase word
Allows user to vary the phase of the DDS output. See the Direct Digital Synthesizer section. Register
0x01AC is the least significant byte of the phase offset word (POW). Note that a momentary phase
discontinuity may occur as the phase passes through 45° intervals. Active only when the loop is not closed.
Register 0x01AD—Phase (Continued)
Table 67.
Bits
Bit Name
Description
[15:8]
DDS phase word
Allows user to vary the phase of the DDS output. See the Direct Digital Synthesizer section. Register
0x01AC is the least significant byte of the phase offset word (POW). Note that a momentary phase
discontinuity may occur as the phase passes through 45° intervals. Active only when the loop is not closed.
REFERENCE SELECTOR/HOLDOVER (REGISTER 0x01C0 TO REGISTER 0x01C3)
Register 0x01C0—Automatic Control
Table 68.
Bits
Bit Name
Description
4
Holdover mode
This bit determines which frequency tuning word (FTW) is used in holdover mode.
0 = use last FTW at time of holdover.
1 = use averaged FTW at time of holdover, which is the recommended setting. The number of averages
used is set in Register 0x01C2.
3
Reserved
Reserved.
2
Automatic selector
Setting this bit permits state machine to switch the active reference clock input.
1
Automatic recover
Setting this bit permits state machine to leave holdover mode.
0
Automatic holdover
Setting this bit permits state machine to enter holdover (free-run) mode.
Register 0x01C1—Override
Table 69.
Bits
Bit Name
Description
4
Enable line card mode
Enables line card mode of reference switch MUX, which eliminates the possibility of a runt pulse during
switchover. See the Use of Line Card Mode to Eliminate Runt Pulses section.
3
Enable ref input
override
Setting this bit disables automatic reference switchover, and allows user to switch references manually
via Bit 2 of this register. Setting this bit overrides the REFSELECT pin.
2
REF_AB
This bit selects the input when Bit 3 of this register is set.
0 = REFA.
1
Enable holdover
override
Setting this bit disables automatic holdover and allows user to enter/exit holdover manually via Bit 0
(see the description for Bit 0). Setting this bit overrides the HOLDOVER pin.
0
Holdover on/off
This bit controls the status of holdover when Bit 1 of this register is set.
Register 0x01C2—Averaging Window
Table 70.
Bits
Bit Name
Description
[3:0]
FTW windowed
average size
This register sets the number of FTWs (frequency tuning words) that are used for calculating the average
FTW. Bit 4 in Register 0x01C0 enables this feature. An average size of at least 32,000 is recommended for
most applications. The number of averages equals 2(FTWWindowed Average Size [3:0]). These samples are taken at
the rate of (fs/2PIO).
相关PDF资料 |
PDF描述 |
|---|---|
| ESC05DRTS-S734 | CONN EDGECARD 10POS DIP .100 SLD |
| MAX6250BEPA+ | IC VREF SERIES BURIED ZNR 8-PDIP |
| MAX6133A30+T | IC VREF SERIES PREC 3V 8-UMAX |
| MAX6133A41+T | IC VREF SERIES PREC 4.096V 8UMAX |
| MAX6133A50+T | IC VREF SERIES PREC 5V 8-UMAX |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9549BCPZ | 制造商:Analog Devices 功能描述: |
| AD9549BCPZ-REEL7 | 制造商:Analog Devices 功能描述:PLL CLOCK SYNTHESIZER SGL 64LFCSP EP - Tape and Reel |
| AD9549BCPZ-TR | 制造商:Analog Devices 功能描述:650MHZ DDS CLK GEN W/SYNCH REEL - Tape and Reel |
| AD9549XCPZ | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer |
| AD9550 | 制造商:AD 制造商全称:Analog Devices 功能描述:Integer-N Clock Translator for Wireline Communications |
发布紧急采购，3分钟左右您将得到回复。