- 您现在的位置：买卖IC网 > PDF目录16836 > AD9549A/PCBZ (Analog Devices Inc)BOARD EVALUATION FOR AD9549A PDF资料下载
参数资料
| 型号： | AD9549A/PCBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 58/76页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD9549A |
| 设计资源： | AD9549 Schematics AD9549 Gerber Files |
| 标准包装： | 1 |
| 主要目的： | 计时，时钟发生器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9549A |
| 主要属性： | 8 kHz ~ 750 MHz 输入 |
| 次要属性： | 差分输出 |
| 已供物品： | 板 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页当前第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
AD9549
Rev. D | Page 61 of 76
FREE-RUN (SINGLE-TONE) MODE (REGISTER 0x01A0 TO REGISTER 0x01AD)
Register 0x01A0 to Register 0x01A5—Reserved
Register 0x01A6—FTW0 (Frequency Tuning Word)
Table 60.
Bit
Bit Name
Description
[7:0]
FTW0
FTW (frequency tuning word) for DDS when the loop is not closed (see Register 0x0100, Bit 0). Also used as
the initial frequency estimate when the estimator is disabled (see Register 0x0100, Bit 4) Note that the
power-up default is defined by the startup of Pin S1 to Pin S4 (see the Default DDS Output Frequency on
Power-Up section). Updates to the FTW results in an instantaneous frequency jump but no phase discontinuity.
Register 0x01A7—FTW0 (Frequency Tuning Word) (Continued)
Table 61.
Bit
Bit Name
Description
[15:8]
FTW0
FTW (frequency tuning word) for DDS when the loop is not closed (see Register 0x0100, Bit 0). Also used as
the initial frequency estimate when the estimator is disabled (see Register 0x0100, Bit 4) Note that the
power-up default is defined by the startup of Pin S1 to Pin S4 (see the Default DDS Output Frequency on
Power-Up section). Updates to the FTW results in an instantaneous frequency jump but no phase discontinuity.
Register 0x01A8—FTW0 (Frequency Tuning Word) (Continued)
Table 62.
Bit
Bit Name
Description
[23:16]
FTW0
FTW (frequency tuning word) for DDS when the loop is not closed (see Register 0x0100, Bit 0). Also used as
the initial frequency estimate when the estimator is disabled (see Register 0x0100, Bit 4) Note that the
power-up default is defined by the startup of Pin S1 to Pin S4 (see the Default DDS Output Frequency on
Power-Up section). Updates to the FTW results in an instantaneous frequency jump but no phase discontinuity.
Register 0x01A9—FTW0 (Frequency Tuning Word) (Continued)
Table 63.
Bit
Bit Name
Description
[31:24]
FTW0
FTW (frequency tuning word) for DDS when the loop is not closed (see Register 0x0100, Bit 0). Also used as
the initial frequency estimate when the estimator is disabled (see Register 0x0100, Bit 4) Note that the
power-up default is defined by the startup of Pin S1 to Pin S4 (see the Default DDS Output Frequency on
Power-Up section). Updates to the FTW results in an instantaneous frequency jump but no phase discontinuity.
Register 0x01AA—FTW0 (Frequency Tuning Word) (Continued)
Table 64.
Bit
Bit Name
Description
[39:32]
FTW0
FTW (frequency tuning word) for DDS when the loop is not closed (see Register 0x0100, Bit 0). Also used as
the initial frequency estimate when the estimator is disabled (see Register 0x0100, Bit 4) Note that the
power-up default is defined by the startup of Pin S1 to Pin S4 (see the Default DDS Output Frequency on
Power-Up section). Updates to the FTW results in an instantaneous frequency jump but no phase discontinuity.
Register 0x01AB—FTW0 (Frequency Tuning Word) (Continued)
Table 65.
Bit
Bit Name
Description
[47:40]
FTW0
FTW (frequency tuning word) for DDS when the loop is not closed (see Register 0x0100, Bit 0). Also used as
the initial frequency estimate when the estimator is disabled (see Register 0x0100, Bit 4) Note that the
power-up default is defined by the startup of Pin S1 to Pin S4 (see the Default DDS Output Frequency on
Power-Up section). Updates to the FTW results in an instantaneous frequency jump but no phase discontinuity.
相关PDF资料 |
PDF描述 |
|---|---|
| ESC05DRTS-S734 | CONN EDGECARD 10POS DIP .100 SLD |
| MAX6250BEPA+ | IC VREF SERIES BURIED ZNR 8-PDIP |
| MAX6133A30+T | IC VREF SERIES PREC 3V 8-UMAX |
| MAX6133A41+T | IC VREF SERIES PREC 4.096V 8UMAX |
| MAX6133A50+T | IC VREF SERIES PREC 5V 8-UMAX |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9549BCPZ | 制造商:Analog Devices 功能描述: |
| AD9549BCPZ-REEL7 | 制造商:Analog Devices 功能描述:PLL CLOCK SYNTHESIZER SGL 64LFCSP EP - Tape and Reel |
| AD9549BCPZ-TR | 制造商:Analog Devices 功能描述:650MHZ DDS CLK GEN W/SYNCH REEL - Tape and Reel |
| AD9549XCPZ | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer |
| AD9550 | 制造商:AD 制造商全称:Analog Devices 功能描述:Integer-N Clock Translator for Wireline Communications |
发布紧急采购，3分钟左右您将得到回复。