参数资料
型号: ADUC7021BCPZ62-RL7
厂商: Analog Devices Inc
文件页数: 32/92页
文件大小: 0K
描述: IC MCU 12BIT 1MSPS UART 40-LFCSP
标准包装: 750
系列: MicroConverter® ADuC7xxx
核心处理器: ARM7
芯体尺寸: 16/32-位
速度: 44MHz
连通性: EBI/EMI,I²C,SPI,UART/USART
外围设备: PLA,PWM,PSM,温度传感器,WDT
输入/输出数: 13
程序存储器容量: 64KB(32K x 16)
程序存储器类型: 闪存
RAM 容量: 2K x 32
电压 - 电源 (Vcc/Vdd): 2.7 V ~ 3.6 V
数据转换器: A/D 8x12b,D/A 2x12b
振荡器型: 内部
工作温度: -40°C ~ 125°C
封装/外壳: 40-VFQFN 裸露焊盘,CSP
包装: 带卷 (TR)
ADuC7019/20/21/22/24/25/26/27/28
Rev. B | Page 38 of 92
ADC CIRCUIT OVERVIEW
The analog-to-digital converter (ADC) incorporates a fast,
multichannel, 12-bit ADC. It can operate from 2.7 V to 3.6 V
supplies and is capable of providing a throughput of up to
1 MSPS when the clock source is 41.78 MHz. This block
provides the user with a multichannel multiplexer, a differential
track-and-hold, an on-chip reference, and an ADC.
The ADC consists of a 12-bit successive approximation
converter based around two capacitor DACs. Depending on the
input signal configuration, the ADC can operate in one of three
different modes:
Fully differential mode, for small and balanced signals
Single-ended mode, for any single-ended signals
Pseudo differential mode, for any single-ended signals,
taking advantage of the common-mode rejection offered
by the pseudo differential input
The converter accepts an analog input range of 0 V to VREF when
operating in single-ended or pseudo differential mode. In fully
differential mode, the input signal must be balanced around a
common-mode voltage (VCM) in the 0 V to AVDD range with a
maximum amplitude of 2 VREF (see Figure 37).
04
95
5-
01
1
AVDD
VCM
0
2VREF
Figure 37. Examples of Balanced Signals in Fully Differential Mode
A high precision, low drift, factory calibrated, 2.5 V reference is
provided on-chip. An external reference can also be connected as
described later in the Band Gap Reference section.
Single or continuous conversion modes can be initiated in the
software. An external CONVSTART pin, an output generated from
the on-chip PLA, or a Timer0 or Timer1 overflow can also be
used to generate a repetitive trigger for ADC conversions.
A voltage output from an on-chip band gap reference propor-
tional to absolute temperature can also be routed through the
front-end ADC multiplexer, effectively an additional ADC channel
input. This facilitates an internal temperature sensor channel
that measures die temperature to an accuracy of ±3°C.
TRANSFER FUNCTION
Pseudo Differential and Single-Ended Modes
In pseudo differential or single-ended mode, the input range is
0 V to VREF. The output coding is straight binary in pseudo
differential and single-ended modes with
1 LSB = FS/4096, or
2.5 V/4096 = 0.61 mV, or
610 μV when VREF = 2.5 V
The ideal code transitions occur midway between successive
integer LSB values (that is, 1/2 LSB, 3/2 LSB, 5/2 LSB, … ,
FS 3/2 LSB). The ideal input/output transfer characteristic
is shown in Figure 38.
04
95
5-
01
2
O
UT
P
UT
CO
DE
VOLTAGE INPUT
1111 1111 1111
1111 1111 1110
1111 1111 1101
1111 1111 1100
0000 0000 0011
1LSB
0V
+FS – 1LSB
0000 0000 0010
0000 0000 0001
0000 0000 0000
1LSB =
FS
4096
Figure 38. ADC Transfer Function in Pseudo Differential or Single-Ended Mode
Fully Differential Mode
The amplitude of the differential signal is the difference between
the signals applied to the VIN+ and VIN– pins (that is, VIN+ – VIN–).
The maximum amplitude of the differential signal is therefore,
–VREF to +VREF p-p (that is, 2 × VREF). This is regardless of the
common mode (CM). The common mode is the average of the
two signals, for example, (VIN+ + VIN–)/2, and is therefore, the
voltage that the two inputs are centered on. This results in the
span of each input being CM ± VREF/2. This voltage has to be set
up externally and its range varies with VREF (see the Driving the
The output coding is twos complement in fully differential mode
with 1 LSB = 2 VREF/4096, or 2 × 2.5 V/4096 = 1.22 mV when
VREF = 2.5 V. The output result is ±11 bits, but this is shifted by
one to the right. This allows the result in ADCDAT to be declared
as a signed integer when writing C code. The designed code
transitions occur midway between successive integer LSB values
(that is, 1/2 LSB, 3/2 LSB, 5/2 LSB, … , FS 3/2 LSB). The ideal
input/output transfer characteristic is shown in Figure 39.
04
95
5-
013
O
U
T
P
UT
CO
DE
VOLTAGE INPUT (VIN+ – VIN–)
0 1111 1111 1110
0 1111 1111 1100
0 1111 1111 1010
0 0000 0000 0010
0 0000 0000 0000
1 1111 1111 1110
1 0000 0000 0100
1 0000 0000 0010
1 0000 0000 0000
–VREF + 1LSB
+VREF – 1LSB
0LSB
1LSB =
2 × VREF
4096
SIGN
BIT
Figure 39. ADC Transfer Function in Differential Mode
相关PDF资料
PDF描述
ADUC7023BCPZ62I-R7 IC MCU 12BIT 62KB FLASH 32LFCSP
ADUC7024BCPZ62 IC MCU FLSH 62K ANLG I/O 64LFCSP
ADUC7032BSTZ-88 IC MCU 96K FLASH DUAL 48LQFP
ADUC7032BSTZ-8V-RL IC BATTERY SENSOR PREC 48-LQFP
ADUC7034BCPZ IC MCU FLASH 32K ANLG IO 48LFCSP
相关代理商/技术参数
参数描述
ADUC7022 制造商:AD 制造商全称:Analog Devices 功能描述:Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU
ADUC7022ACP32 制造商:Analog Devices 功能描述:FLASH ARM7+10-CH,12-B ADC IC - Trays
ADUC7022ACPZ32 制造商:Analog Devices 功能描述:MCU 32BIT RISC 32KB FLASH 3.3V 40LFCSP EP - Trays
ADUC7022BCP32 制造商:Analog Devices 功能描述:FLASH ARM7+10-CH,12-B ADC IC - Trays
ADUC7022BCP62 制造商:Analog Devices 功能描述:FLASH ARM7+10-CH,12-B ADC IC - Trays