参数资料
型号: ADUC7021BCPZ62-RL7
厂商: Analog Devices Inc
文件页数: 66/92页
文件大小: 0K
描述: IC MCU 12BIT 1MSPS UART 40-LFCSP
标准包装: 750
系列: MicroConverter® ADuC7xxx
核心处理器: ARM7
芯体尺寸: 16/32-位
速度: 44MHz
连通性: EBI/EMI,I²C,SPI,UART/USART
外围设备: PLA,PWM,PSM,温度传感器,WDT
输入/输出数: 13
程序存储器容量: 64KB(32K x 16)
程序存储器类型: 闪存
RAM 容量: 2K x 32
电压 - 电源 (Vcc/Vdd): 2.7 V ~ 3.6 V
数据转换器: A/D 8x12b,D/A 2x12b
振荡器型: 内部
工作温度: -40°C ~ 125°C
封装/外壳: 40-VFQFN 裸露焊盘,CSP
包装: 带卷 (TR)
ADuC7019/20/21/22/24/25/26/27/28
Rev. B | Page 69 of 92
Table 62. I2C0SSTA MMR Bit Descriptions
Bit
Value
Description
31:15
Reserved. These bits should be written as 0.
14
Start Decode Bit. Set by hardware if the device
receives a valid start + matching address.
Cleared by an I2C stop condition or an I2C
general call reset.
13
Repeated Start Decode Bit. Set by hardware
if the device receives a valid repeated start and
matching address. Cleared by an I2C stop
condition, a read of the I2CSSTA register,
or an I2C general call reset.
12:11
ID Decode Bits.
00
Received Address Matched ID Register 0.
01
Received Address Matched ID Register 1.
10
Received Address Matched ID Register 2.
11
Received Address Matched ID Register 3.
10
Stop After Start and Matching Address
Interrupt. Set by hardware if the slave device
receives an I2C stop condition after a previous
I2C start condition and matching address.
Cleared by a read of the I2C0SSTA register.
9:8
General Call ID.
00
No General Call.
01
General Call Reset and Program Address.
10
General Call Program Address.
11
General Call Matching Alternative ID.
7
General Call Interrupt. Set if the slave device
receives a general call of any type. Cleared by
setting Bit 8 of the I2CxCFG register. If it is a
general call reset, all registers are at their
default values. If it is a hardware general call,
the Rx FIFO holds the second byte of the
general call. This is similar to the I2C0ALT
register (unless it is a general call to reprogram
the device address). For more details, see the I2C
bus specification, Version 2.1, Jan. 2000.
6
Slave Busy. Set automatically if the slave is busy.
Cleared automatically.
5
No ACK. Set if master asking for data and no
data is available. Cleared automatically by
reading the I2C0SSTA register.
4
Slave Receive FIFO Overflow. Set automatically
if the slave receive FIFO is overflowing. Cleared
automatically by reading the I2C0SSTA register.
3
Slave Receive IRQ. Set after receiving data.
Cleared automatically by reading the I2C0SRX
register or flushing the FIFO.
2
Slave Transmit IRQ. Set at the end of a trans-
mission. Cleared automatically by writing to the
I2C0STX register.
1
Slave Transmit FIFO Underflow. Set automatically if
the slave transmit FIFO is underflowing. Cleared
automatically by writing to the I2C0SSTA register.
0
Slave Transmit FIFO Not Full. Set automatically if
the slave transmit FIFO is not full. Cleared auto-
matically by writing twice to the I2C0STX register.
I2CxSRX Registers
Name
Address
Default Value
Access
I2C0SRX
0xFFFF0808
0x00
R
I2C1SRX
0xFFFF0908
0x00
R
I2CxSRX are receive registers for the slave channel.
I2CxSTX Registers
Name
Address
Default Value
Access
I2C0STX
0xFFFF080C
0x00
W
I2C1STX
0xFFFF090C
0x00
W
I2CxSTX are transmit registers for the slave channel.
I2CxMRX Registers
Name
Address
Default Value
Access
I2C0MRX
0xFFFF0810
0x00
R
I2C1MRX
0xFFFF0910
0x00
R
I2CxMRX are receive registers for the master channel.
I2CxMTX Registers
Name
Address
Default Value
Access
I2C0MTX
0xFFFF0814
0x00
W
I2C1MTX
0xFFFF0914
0x00
W
I2CxMTX are transmit registers for the master channel.
I2CxCNT Registers
Name
Address
Default Value
Access
I2C0CNT
0xFFFF0818
0x00
R/W
I2C1CNT
0xFFFF0918
0x00
R/W
I2CxCNT are 3-bit, master receive, data count registers. If a master
read transfer sequence is initiated, the I2CxCNT registers denote
the number of bytes (1) to be read from the slave device. By
default, this counter is 0, which corresponds to the 1 byte expected.
I2CxADR Registers
Name
Address
Default Value
Access
I2C0ADR
0xFFFF081C
0x00
R/W
I2C1ADR
0xFFFF091C
0x00
R/W
I2CxADR are master address byte registers. The I2CxADR
value is the device address that the master wants to
communicate with. It automatically transmits at the start of a
master transfer sequence if there is no valid data in the
I2CxMTX register when the master enable bit is set.
I2CxBYTE Registers
Name
Address
Default Value
Access
I2C0BYTE
0xFFFF0824
0x00
R/W
I2C1BYTE
0xFFFF0924
0x00
R/W
I2CxBYTE are broadcast byte registers. Data written to these
register do not go through the TxFIFO. This data is transmitted
at the start of a transfer sequence before the address. Once the
byte has been transmitted and acknowledged, the I2C expects
another byte written in I2CxBYTE or an address written to the
address register.
相关PDF资料
PDF描述
ADUC7023BCPZ62I-R7 IC MCU 12BIT 62KB FLASH 32LFCSP
ADUC7024BCPZ62 IC MCU FLSH 62K ANLG I/O 64LFCSP
ADUC7032BSTZ-88 IC MCU 96K FLASH DUAL 48LQFP
ADUC7032BSTZ-8V-RL IC BATTERY SENSOR PREC 48-LQFP
ADUC7034BCPZ IC MCU FLASH 32K ANLG IO 48LFCSP
相关代理商/技术参数
参数描述
ADUC7022 制造商:AD 制造商全称:Analog Devices 功能描述:Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU
ADUC7022ACP32 制造商:Analog Devices 功能描述:FLASH ARM7+10-CH,12-B ADC IC - Trays
ADUC7022ACPZ32 制造商:Analog Devices 功能描述:MCU 32BIT RISC 32KB FLASH 3.3V 40LFCSP EP - Trays
ADUC7022BCP32 制造商:Analog Devices 功能描述:FLASH ARM7+10-CH,12-B ADC IC - Trays
ADUC7022BCP62 制造商:Analog Devices 功能描述:FLASH ARM7+10-CH,12-B ADC IC - Trays