- 您现在的位置：买卖IC网 > PDF目录1900 > ADUC7021BCPZ62-RL7 (Analog Devices Inc)IC MCU 12BIT 1MSPS UART 40-LFCSP PDF资料下载
参数资料
| 型号： | ADUC7021BCPZ62-RL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 40/92页 |
| 文件大小： | 0K |
| 描述： | IC MCU 12BIT 1MSPS UART 40-LFCSP |
| 标准包装： | 750 |
| 系列： | MicroConverter® ADuC7xxx |
| 核心处理器： | ARM7 |
| 芯体尺寸： | 16/32-位 |
| 速度： | 44MHz |
| 连通性： | EBI/EMI，I²C，SPI，UART/USART |
| 外围设备： | PLA，PWM，PSM，温度传感器，WDT |
| 输入/输出数： | 13 |
| 程序存储器容量： | 64KB（32K x 16） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 2K x 32 |
| 电压 - 电源 (Vcc/Vdd)： | 2.7 V ~ 3.6 V |
| 数据转换器： | A/D 8x12b，D/A 2x12b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 125°C |
| 封装/外壳： | 40-VFQFN 裸露焊盘，CSP |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页当前第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页
ADuC7019/20/21/22/24/25/26/27/28
Rev. B | Page 45 of 92
SECURITY
The 62 kB of Flash/EE memory available to the user can be read
and write protected.
Bit 31 of the FEEPRO/FEEHIDE MMR (see Table 23) protects
the 62 kB from being read through JTAG programming mode.
The other 31 bits of this register protect writing to the flash
memory. Each bit protects four pages, that is, 2 kB. Write
protection is activated for all types of access.
Three Levels of Protection
Protection can be set and removed by writing directly into
FEEHIDE MMR. This protection does not remain after reset.
Protection can be set by writing into FEEPRO MMR. It
only takes effect after a save protection command (0x0C)
and a reset. The FEEPRO MMR is protected by a key to
avoid direct access. The key is saved once and must be
entered again to modify FEEPRO. A mass erase sets the
key back to 0xFFFF but also erases all the user code.
Flash can be permanently protected by using the FEEPRO
MMR and a particular value of key: 0xDEADDEAD.
Entering the key again to modify the FEEPRO register is
not allowed.
Sequence to Write the Key
1.
Write the bit in FEEPRO corresponding to the page to be
protected.
2.
Enable key protection by setting Bit 6 of FEEMOD (Bit 5
must equal 0).
3.
Write a 32-bit key in FEEADR, FEEDAT.
4.
Run the write key command 0x0C in FEECON; wait for
the read to be successful by monitoring FEESTA.
5.
Reset the part.
To remove or modify the protection, the same sequence is used
with a modified value of FEEPRO. If the key chosen is the value
0xDEAD, the memory protection cannot be removed. Only a mass
erase unprotects the part, but it also erases all user code.
The sequence to write the key is illustrated in the following
example (this protects writing Page 4 to Page 7 of the Flash):
FEEPRO=0xFFFFFFFD;
//Protect pages 4 to 7
FEEMOD=0x48;
//Write key enable
FEEADR=0x1234;
//16 bit key value
FEEDAT=0x5678;
//16 bit key value
FEECON= 0x0C;
// Write key command
The same sequence should be followed to protect the part
permanently with FEEADR = 0xDEAD and FEEDAT = 0xDEAD.
FLASH/EE CONTROL INTERFACE
Serial and JTAG programming use the Flash/EE control interface,
which includes the eight MMRs outlined in this section.
FEESTA Register
Name
Address
Default Value
Access
FEESTA
0xFFFFF800
0x20
R
FEESTA is a read-only register that reflects the status of the
flash control interface as described in Table 20.
Table 20. FEESTA MMR Bit Designations
Bit
Description
15:6
Reserved.
5
Reserved.
4
Reserved.
3
Flash Interrupt Status Bit. Set automatically when an
interrupt occurs, that is, when a command is complete
and the Flash/EE interrupt enable bit in the FEEMOD
register is set. Cleared when reading FEESTA register.
2
Flash/EE Controller Busy. Set automatically when the
controller is busy. Cleared automatically when the
controller is not busy.
1
Command Fail. Set automatically when a command
completes unsuccessfully. Cleared automatically when
reading FEESTA register.
0
Command Pass. Set by MicroConverter when a
command completes successfully. Cleared
automatically when reading FEESTA register.
FEEMOD Register
Name
Address
Default Value
Access
FEEMOD
0xFFFFF804
0x0000
R/W
FEEMOD sets the operating mode of the flash control interface.
Table 21 shows FEEMOD MMR bit designations.
Table 21. FEEMOD MMR Bit Designations
Bit
Description
15:9
Reserved.
8
Reserved. This bit should always be set to 0.
7:5
Reserved. These bits should always be set to 0 except
when writing keys. See the Sequence to Write the Key
section.
4
Flash/EE Interrupt Enable. Set by user to enable the
Flash/EE interrupt. The interrupt occurs when a
command is complete. Cleared by user to disable
the Flash/EE interrupt.
3
Erase/Write Command Protection. Set by user to
enable the erase and write commands. Cleared to
protect the Flash against erase/write command.
2:0
Reserved. These bits should always be set to 0.
相关PDF资料 |
PDF描述 |
|---|---|
| ADUC7023BCPZ62I-R7 | IC MCU 12BIT 62KB FLASH 32LFCSP |
| ADUC7024BCPZ62 | IC MCU FLSH 62K ANLG I/O 64LFCSP |
| ADUC7032BSTZ-88 | IC MCU 96K FLASH DUAL 48LQFP |
| ADUC7032BSTZ-8V-RL | IC BATTERY SENSOR PREC 48-LQFP |
| ADUC7034BCPZ | IC MCU FLASH 32K ANLG IO 48LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADUC7022 | 制造商:AD 制造商全称:Analog Devices 功能描述:Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU |
| ADUC7022ACP32 | 制造商:Analog Devices 功能描述:FLASH ARM7+10-CH,12-B ADC IC - Trays |
| ADUC7022ACPZ32 | 制造商:Analog Devices 功能描述:MCU 32BIT RISC 32KB FLASH 3.3V 40LFCSP EP - Trays |
| ADUC7022BCP32 | 制造商:Analog Devices 功能描述:FLASH ARM7+10-CH,12-B ADC IC - Trays |
| ADUC7022BCP62 | 制造商:Analog Devices 功能描述:FLASH ARM7+10-CH,12-B ADC IC - Trays |
发布紧急采购，3分钟左右您将得到回复。