- 您现在的位置：买卖IC网 > PDF目录1900 > ADUC7021BCPZ62-RL7 (Analog Devices Inc)IC MCU 12BIT 1MSPS UART 40-LFCSP PDF资料下载
参数资料
| 型号： | ADUC7021BCPZ62-RL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 61/92页 |
| 文件大小： | 0K |
| 描述： | IC MCU 12BIT 1MSPS UART 40-LFCSP |
| 标准包装： | 750 |
| 系列： | MicroConverter® ADuC7xxx |
| 核心处理器： | ARM7 |
| 芯体尺寸： | 16/32-位 |
| 速度： | 44MHz |
| 连通性： | EBI/EMI，I²C，SPI，UART/USART |
| 外围设备： | PLA，PWM，PSM，温度传感器，WDT |
| 输入/输出数： | 13 |
| 程序存储器容量： | 64KB（32K x 16） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 2K x 32 |
| 电压 - 电源 (Vcc/Vdd)： | 2.7 V ~ 3.6 V |
| 数据转换器： | A/D 8x12b，D/A 2x12b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 125°C |
| 封装/外壳： | 40-VFQFN 裸露焊盘，CSP |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页当前第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页
ADuC7019/20/21/22/24/25/26/27/28
Rev. B | Page 64 of 92
Table 50. COMIID0 MMR Bit Descriptions
Bit 2:1
Status Bits
Bit 0
NINT
Priority
Definition
Clearing
Operation
00
1
–
No interrupt.
–
11
0
1
Receive Line
Status
Interrupt.
Read
COMSTA0.
10
0
2
Receive Buffer
Full Interrupt.
Read COMRX.
01
0
3
Transmit
Buffer Empty
Interrupt.
Write data to
COMTX or
read COMIID0.
00
0
4
Modem Status
Interrupt.
Read
COMSTA1.
COMCON0 Register
Name
Address
Default Value
Access
COMCON0
0xFFFF070C
0x00
R/W
COMCON0 is the line control register.
Table 51. COMCON0 MMR Bit Descriptions
Bit
Name
Description
7
DLAB
Divisor Latch Access. Set by user to enable
access to COMDIV0 and COMDIV1 registers.
Cleared by user to disable access to COMDIV0
and COMDIV1 and enable access to COMRX
and COMTX.
6
BRK
Set Break. Set by user to force SOUT to 0.
Cleared to operate in normal mode.
5
SP
Stick Parity. Set by user to force parity to
defined values: 1 if EPS = 1 and PEN = 1,
0 if EPS = 0 and PEN = 1.
4
EPS
Even Parity Select Bit. Set for even parity.
Cleared for odd parity.
3
PEN
Parity Enable Bit. Set by user to transmit and
check the parity bit. Cleared by user for no
parity transmission or checking.
2
STOP
Stop Bit. Set by user to transmit 1.5 stop bits if the
word length is 5 bits or 2 stop bits if the word
length is 6 bits, 7 bits, or 8 bits. The receiver
checks the first stop bit only, regardless of the
number of stop bits selected. Cleared by user to
generate 1 stop bit in the transmitted data.
1:0
WLS
Word Length Select:
00 = 5 bits, 01 = 6 bits, 10 = 7 bits, 11 = 8 bits
COMCON1 Register
Name
Address
Default Value
Access
COMCON1
0xFFFF0710
0x00
R/W
COMCON1 is the modem control register.
Table 52. COMCON1 MMR Bit Descriptions
Bit
Name
Description
7:5
Reserved.
4
LOOPBACK
Loop Back. Set by user to enable loopback
mode. In loop back mode, SOUT is forced
high. The modem signals are also directly
connected to the status inputs (RTS to CTS
and DTR to DSR). Cleared by user to be in
normal mode.
3
PEN
Parity Enable Bit. Set by user to transmit and
check the parity bit. Cleared by user for no
parity transmission or checking.
2
STOP
Stop Bit. Set by user to transmit 1.5 stop bits
if the word length is 5 bits, or 2 stop bits if
the word length is 6 bits, 7 bits, or 8 bits. The
receiver checks the first stop bit only,
regardless of the number of stop bits
selected. Cleared by user to generate 1 stop
bit in the transmitted data.
1
RTS
Request to Send. Set by user to force the RTS
output to 0. Cleared by user to force the RTS
output to 1.
0
DTR
Data Terminal Ready. Set by user to force the
DTR output to 0. Cleared by user to force the
DTR output to 1.
COMSTA0 Register
Name
Address
Default Value
Access
COMSTA0
0xFFFF0714
0x60
R
COMSTA0 is the line status register.
Table 53. COMSTA0 MMR Bit Descriptions
Bit
Name
Description
7
Reserved.
6
TEMT
COMTX Empty Status Bit. Set automatically if
COMTX is empty. Cleared automatically when
writing to COMTX.
5
THRE
COMTX and COMRX Empty. Set automatically if
COMTX and COMRX are empty. Cleared automati-
cally when one of the registers receives data.
4
BI
Break Error. Set when SIN is held low for more than
the maximum word length. Cleared automatically.
3
FE
Framing Error. Set when an invalid stop bit occurs.
Cleared automatically.
2
PE
Parity Error. Set when a parity error occurs. Cleared
automatically.
1
OE
Overrun Error. Set automatically if data is over-
written before being read. Cleared automatically.
0
DR
Data Ready. Set automatically when COMRX is
full. Cleared by reading COMRX.
相关PDF资料 |
PDF描述 |
|---|---|
| ADUC7023BCPZ62I-R7 | IC MCU 12BIT 62KB FLASH 32LFCSP |
| ADUC7024BCPZ62 | IC MCU FLSH 62K ANLG I/O 64LFCSP |
| ADUC7032BSTZ-88 | IC MCU 96K FLASH DUAL 48LQFP |
| ADUC7032BSTZ-8V-RL | IC BATTERY SENSOR PREC 48-LQFP |
| ADUC7034BCPZ | IC MCU FLASH 32K ANLG IO 48LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADUC7022 | 制造商:AD 制造商全称:Analog Devices 功能描述:Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU |
| ADUC7022ACP32 | 制造商:Analog Devices 功能描述:FLASH ARM7+10-CH,12-B ADC IC - Trays |
| ADUC7022ACPZ32 | 制造商:Analog Devices 功能描述:MCU 32BIT RISC 32KB FLASH 3.3V 40LFCSP EP - Trays |
| ADUC7022BCP32 | 制造商:Analog Devices 功能描述:FLASH ARM7+10-CH,12-B ADC IC - Trays |
| ADUC7022BCP62 | 制造商:Analog Devices 功能描述:FLASH ARM7+10-CH,12-B ADC IC - Trays |
发布紧急采购，3分钟左右您将得到回复。