ADuC7019/20/21/22/24/25/26/27/28
Rev. B | Page 42 of 92
Pseudo Differential Mode
In pseudo differential mode, Channel is linked to the VIN pin
of the ADuC7019/20/21/22/24/25/26/27/28. SW2 switches
between A (Channel) and B (VREF). VIN pin must be
connected to ground or a low voltage. The input signal on VIN+
can then vary from VIN to VREF + VIN. Note that VIN must be
chosen so that VREF + VIN do not exceed AVDD.
0495
5-
0
19
CAPACITIVE
DAC
CAPACITIVE
DAC
CONTROL
LOGIC
COMPARATOR
SW3
SW1
A
B
SW2
CS
VREF
AIN0
AIN11
VIN–
MUX
CHANNEL+
CHANNEL–
Figure 45. ADC in Pseudo Differential Mode
Single-Ended Mode
In single-ended mode, SW2 is always connected internally to
ground. The VIN pin can be floating. The input signal range on
VIN+ is 0 V to VREF.
0495
5-
0
20
CAPACITIVE
DAC
CAPACITIVE
DAC
CONTROL
LOGIC
COMPARATOR
SW3
SW1
A
B
CS
AIN0
AIN11
MUX
CHANNEL+
CHANNEL–
Figure 46. ADC in Single-Ended Mode
Analog Input Structure
Figure 47 shows the equivalent circuit of the analog input structure
of the ADC. The four diodes provide ESD protection for the analog
inputs. Care must be taken to ensure that the analog input
signals never exceed the supply rails by more than 300 mV; this
would cause these diodes to become forward-biased and start
conducting into the substrate. These diodes can conduct up to
10 mA without causing irreversible damage to the part.
The C1 capacitors in
Figure 47 are typically 4 pF and can be
primarily attributed to pin capacitance. The resistors are
lumped components made up of the on resistance of the
switches. The value of these resistors is typically about 100 Ω.
The C2 capacitors are the ADC’s sampling capacitors and
typically have a capacitance of 16 pF.
AVDD
C1
D
R1 C2
AVDD
C1
D
R1 C2
04
95
5-
0
21
Figure 47. Equivalent Analog Input Circuit Conversion Phase: Switches Open,
Track Phase: Switches Closed
For ac applications, removing high frequency components from
the analog input signal is recommended by using an RC low-
pass filter on the relevant analog input pins. In applications
where harmonic distortion and signal-to-noise ratio are critical,
the analog input should be driven from a low impedance
source. Large source impedances significantly affect the ac
performance of the ADC. This can necessitate the use of an
input buffer amplifier. The choice of the op amp is a function of
example of ADC front end.
0
495
5-
0
61
ADuC7019/
ADuC702x
ADC0
10
0.01F
Figure 48. Buffering Single-Ended/Pseudo Differential Input
04
95
5-
0
62
ADuC7019/
ADuC702x
ADC0
VREF
ADC1
Figure 49. Buffering Differential Inputs
When no amplifier is used to drive the analog input, the source
impedance should be limited to values lower than 1 kΩ. The
maximum source impedance depends on the amount of total
harmonic distortion (THD) that can be tolerated. The THD
increases as the source impedance increases and the performance
degrades.
DRIVING THE ANALOG INPUTS
Internal or external references can be used for the ADC. In
differential mode of operation, there are restrictions on the
common-mode input signal (VCM), which is dependent upon
the reference value and supply voltage used to ensure that the
signal remains within the supply rails.
Table 18 gives some
calculated VCM minimum and VCM maximum values.